A Carrier-based Two-Phase-Clamped DPWM Strategy With Zero-Sequence Voltage Injection for Three-Phase Quasi-Two-Stage Buck-Type Rectifiers

Xu, Junzhong; Soeiro, Thiago B.; Wu, Yang; Gao, Fei; Wang, Yong; Tang, Houjun; Bauer, Pavol

Important note
To cite this publication, please use the final published version (if applicable).
Please check the document version above.

A Carrier-based Two-Phase-Clamped DPWM Strategy With Zero-Sequence Voltage Injection for Three-Phase Quasi-Two-Stage Buck-Type Rectifiers

Junzhong Xu, *Member, IEEE*, Thiago Batista Soeiro, *Senior Member, IEEE*, Yang Wu, *Student Member, IEEE*
Fei Gao, *Member, IEEE*, Yong Wang, *Member, IEEE*, Houjun Tang, and Pavol Bauer, *Senior Member, IEEE*

Abstract—A three-phase buck-type rectifier features a step-down ac-dc conversion function, which is considered as a prominent solution for electric vehicles chargers and telecommunication systems integrated to the grid above 380 V line-to-line. However, traditional solutions for those applications employ cascaded architectures with an ac-dc Boost-type stage and a dc-dc Buck-type stage which may suffer from high switching losses and large dc-link capacitor volume. To relieve this issue, a straight-forward carrier-based two-phase clamped DPWM strategy with generalized zero-sequence voltage injection is proposed in this work for the commonly employed cascaded circuit. This method can stop the switching actions in the front-end stage during two-thirds of the grid period, which can yield to the best switching loss reduction. The operation of the front-and back-end converter stages become highly coupled to each other, which reduces the size requirement of capacitor in the dc-link. Therefore the equivalent circuit behaves as a quasi-two-stage buck-type rectifier allowing an enhancement of the system power density by improving power conversion efficiency and by reducing the volume of passive components and heatsink. The proposed carrier-based two-phase clamped DPWM strategy is described, analyzed, validated, and compared with different PWM methods on PLECS based simulation and a 5 kW prototype.

Index Terms—Carrier-based, discontinuous pulsewidth modulation (DPWM), zero-sequence voltage injection, buck-type rectifier.

I. INTRODUCTION

THREE-PHASE buck-type rectifiers feature a step-down function widely employed in industrial applications, such as electric vehicle (EV) batteries charging systems, data centers, and power supplies for telecommunications, where the 480 or 380 V (line-to-line rms voltage) grid voltage can be stepped down to 250-450 V dc [1]–[4]. In practice, two-stage power converters are normally used to allow the power conversion from the three-phase ac grid to a dc bus with lower voltage, which consist of a front-end boost-type rectifier

Junzhong Xu, Fei Gao, Yong Wang, and Houjun Tang are with the Department of Electrical Engineering, Shanghai Jiao Tong University, Shanghai 200240, China, and also with the Key Laboratory of Control of Power Transmission and Conversion, Ministry of Education, Shanghai 200240, China (e-mail: junzhongxu@sjtu.edu.cn, fei.gao@sjtu.edu.cn, wangyong75@sjtu.edu.cn, hjtang@sjtu.edu.cn).

Thiago Batista Soeiro, Yang Wu and Pavol Bauer are with the Department of Electrical Sustainable Energy, DCE&S group, Delft University of Technology, 2628 CD Delft, South Holland, The Netherlands (e-mail: t.batistasoeiro@tudelft.nl, y.wu-6@tudelft.nl, p.bauer@tudelft.nl).

providing 650 ... 800 V dc with a large capacitance in the dc-link, and a subsequent step-down dc-dc converter.

In order to achieve a smaller filter size and higher power efficiency for buck-type rectifiers, a wide variety of interesting solutions have been proposed on single-stage circuit topologies and their corresponding modulation strategies [5]–[15]. A three-phase six-switch buck-type PFC rectifier is studied in [5], and an ultra high efficiency can be achieved in comparison with other three-phase rectifier systems. The three-phase buck-type SWISS rectifier is introduced in [6], [7], which can be a favorable solution for EV battery charger systems. A new modulation concept for the uni- and bidirectional SWISS rectifier is discussed in [8] to improve the current distortions at the grid voltage sector boundaries. To reduce the input current and voltage ripples of the traditional SWISS rectifier, an interleaved SWISS rectifier is presented in [9], [12]. The delta-type current-source rectifier is designed in [10] to reduce the conduction loss in traditional current-source rectifiers [11], [13]. Although single-stage buck-type rectifiers are able to realize the voltage step-down directly, some technologies may suffer from a more complex modulation operating logic requiring overlap-time between the semiconductor bridge because of the impressed output current [8], [9], [11], [16]. Several circuit technologies of single-stage buck-type rectifiers will display limited power factor range [5]–[10]. Recently, with the promotion of commercial wide band gap semiconductor devices, i.e., Silicon Carbide (SiC), the losses for the conventional two-stage solution of such buck-type rectifier systems can be reduced significantly [17]–[19]. Therefore, a conventional two-stage rectifier circuit (c.f. **Fig. 1**) turns to be favored in practice due to simpler modulation operating logic and wider power factor range, where the front-end converter comprises a three-phase three-wire two-level six-switch voltage source rectifier (2L-VSR), which inherent features low complexity and low cost, and the back-end circuit works as a dc-dc buck-type converter, as shown in **Fig. 1**.

To further improve the power density, several advanced modulation strategies have been studied for the front-end circuit of **Fig. 1**, where two-phases in the ac side are clamped, and no dc-link voltage control is needed, leading to a very small capacitance requirement in the dc-link [20]–[28]. Such a circuit with low dc-link capacitance is called three-phase quasi-two-stage buck-type rectifier in this paper. One-phase modulation or two-phase clamped discontinuous pulsewidth modulation (DPWM) has been previously investigated in [20]–

[23] for motor drives or solar power generation systems, where only one phase-leg out of three phase legs in the ac-dc power conversion stage performs the switching actions at the same time, and the converter with such a modulation can be called as electrolytic capacitorless PWM converter. A comprehensive analysis in harmonic distortion and switching losses, and experimental validation of the two-phase clamped DPWM has been performed for EV traction inverters in [24]. In [25], the two-phase clamped DPWM has been applied in the fast dc-type EV charger, and a look-up table has been provided to implement such a modulation. Two-stage three-phase dc-ac buck-boost converters with synergetically controlled two-phase clamped DPWM are well-studied in [26], [27], in which a wider dc voltage can be achieved for the battery charger system. This converter functionality under regular and irregular grid conditions has been discussed in [28] as well. It is found that two-phase clamped DPWM can yield to the best switching loss reduction in any known DPWM strategies for the front-end ac-dc circuit, i.e., the ones described in [17], [29]–[32]. Another similar operations as the two-phase clamped DPWM but with different topology, e.g., Vienna-type front-end circuit [33], delta-switch-type front-end circuit [13], and series-resonant-type back-end circuit [34], have been proposed. However, for all previously studied two-phase clamped DPWM strategies, the modulation operations for front- and back-end stages are independent, and the relationship with traditional modulation techniques (space-vector-based and carrier-based PWM techniques) is unclear. Additionally, the literature works lack a comprehensive performance comparison in both front- and back-end circuits among different PWM methods over the whole power factor (PF) range, i.e., PF = 1 ... -1.

To fill these gaps, a new straight-forward carrier-based two-phase-clamped DPWM strategy with generalized zero-sequence voltage injection is proposed in this paper, where the back-end dc-dc stage can be regarded as the fourth phase-leg of the three-phase quasi-two-stage buck-type rectifier. Herein, the modulation signals are determined by the reference voltage and the zero-sequence voltage, and the equivalent relationship with the space-vector implementation and the duty cycle expression implementation are clarified. With such an approach, it is easy to carry out systematic analysis of performance characteristics about the modulator over the whole PF range in terms of switching losses, current ripples, and common-mode voltage (CMV) based on the universal theoretical model in [29], [32], [35]. To the best of the authors' knowledge, there is no literature work that has developed such a straight-forward carrier-based DPWM approach with generalized zero-sequence injection into the grid-connected rectifiers applications with two-phase-clamped functionality.

This paper contributes into the following points:
- A carrier-based two-phase-clamped DPWM strategy with generalized zero-sequence voltage injection is proposed.
- Theoretical basis of the proposed strategy and the relationship with different implementations are clarified.
- Comprehensive analysis of different performance characteristics over the whole PF range for the two-phase-clamped DPWM strategy in both front- and back-end stages is given. This includes a detailed derivation and


Fig. 1. Circuit topology for three-phase quasi-two-stage buck-type rectifier.

analysis of the semiconductor switching loss and filter current ripple functions, and generated common-mode voltage, among others.
- The benchmarking of different PWM strategies for the grid-connected quasi-two-stage buck-type rectifiers in theory, simulations and experiments is performed.

The rest of this paper is organized as follows. In Section II, the detailed principle of the studied carrier-based two-phase-clamped DPWM strategy with zero-sequence voltage injection is illustrated and its relationship with other PWM implementations is clarified. In Section III, performance characteristics in terms of switching losses, current ripples, and CMV are investigated mathematically and compared with other classical PWM methods with constant dc-link voltage. Finally, in Section IV, the key parameters of the prototype are designed and the studied carrier-based two-phase clamped DPWM strategy is evaluated and benchmarked against other traditional PWM methods with constant dc-link voltage in both simulation and a 5 kW, 400 V dc output prototype.

II. WORKING PRINCIPLE OF THE STUDIED TWO-PHASE CLAMPED DPWM STRATEGY

The circuit topology for the studied three-phase quasi-two-stage buck-type rectifier is depicted in **Fig. 1**. As previously discussed, the front- and back-end circuits are connected to each other through a dc-link with low energy storage capability, which makes the operation of both circuits highly coupled to each other. Herein, the front-end ac-dc stage is composed of six active switches, $S_{\mathrm{abc,p/n}}$, and the back-end dc-dc stage is structured by another two active switches, $S_{\mathrm{d,p/n}}$, which is connected with the front-end stage via the dc-link capacitors, $C_{\mathrm{f_1,f_2}}$; u_{pn} is the dc-link voltage; u_{gabc} and i_{abc} are the grid input voltage and current, respectively; L_{g} represents the the ac phase inductors; i_{d} is the phase current for the back-end Buck circuit; u_{o} and i_{o} are the output voltage and current of the system; L_{o} is the output inductor, and C_{o} is the output capacitor. To make the two-phase clamped DPWM strategy valid over each fundamental period, two-phases with maximum voltage magnitude should be always clamped. Assuming no voltage drop across the circuit components and a symmetric ac voltage, the output voltage u_{o} of the studied three-phase quasi-two-stage buck-type rectifier should be adjusted to values starting from zero to:

$$u_{\mathrm{o}} \leq u_{\mathrm{pn,min}} = \frac{3}{2}U_{\mathrm{m}} \tag{1}$$

where, U_{m} is the magnitude of the grid phase voltage.

Fig. 2. Block diagram of the carrier-based PWM modulator and the simplified illustration of the studied PWM method.

Fig. 3. The space-vector diagram for (a) the traditional PWM methods, (b) the studied two-phase-clamped DPWM.

A. Carrier-based two-phase-clamped DPWM strategy with zero-sequence voltage injection

Assuming that the operating condition is balanced and symmetrical, the reference voltages (u_a^*, u_b^*, and u_c^*) for the front-end ac-dc stage can be expressed as:

$$\begin{cases} u_a^* = U_m^* \cos \omega t \\ u_b^* = U_m^* \cos (\omega t - 2\pi/3) \\ u_c^* = U_m^* \cos (\omega t + 2\pi/3) \end{cases} \quad (2)$$

where ω is the phase angle speed, and U_m^* is the magnitude of the reference voltages. After that, the dc-link voltage can be decided by:

$$u_{pn} = u_{pN} - u_{nN} \quad (3)$$

It is noted that in the three-phase two-level ac-dc converter, only the phase leg with the maximum or minimum references can be clamped, otherwise, it will cause the problem of over-modulation in another phase and affect the waveform quality [36]. Therefore, u_{pN} and u_{nN} are uniquely determined, i.e., $u_{pN} = \max\{u_a^*, u_b^*, u_c^*\}$ and $u_{nN} = \min\{u_a^*, u_b^*, u_c^*\}$, and there is no need to control u_{pn} to get the desired shape.

Thereafter, the reference voltage for the back-end dc-dc stage with the reference output voltage, u_o^*, is defined as:

$$u_d^* = u_o^* + u_{nN} = u_o^* + \min\{u_a^*, u_b^*, u_c^*\} \quad (4)$$

The zero-sequence voltage of the modulation voltage of the studied method can be determined by:

$$\begin{aligned} u_0 &= u_{NO}^* = u_{Nn}^* + u_{nO}^* = - \min\{u_a^*, u_b^*, u_c^*\} - \frac{1}{2}u_{pn} \\ &= -\frac{1}{2}\left(\max\{u_a^*, u_b^*, u_c^*\} + \min\{u_a^*, u_b^*, u_c^*\}\right) \quad (5) \\ &= \frac{1}{2}\mathrm{mid}\{u_a^*, u_b^*, u_c^*\} \end{aligned}$$

Finally, the modulation waveforms u_a^{**}, u_b^{**}, u_c^{**}, and u_d^* of the studied carrier-based two-phase-clamped DPWM strategy with zero-sequence voltage injection can be obtained to compare with the PWM triangular carriers:

$$\begin{cases} u_a^{**} = u_a^* + u_0 = U_m^* \cos(\omega t) + u_0 \\ u_b^{**} = u_b^* + u_0 = U_m^* \cos(\omega t - 2\pi/3) + u_0 \\ u_c^{**} = u_c^* + u_0 = U_m^* \cos(\omega t + 2\pi/3) + u_0 \\ u_d^{**} = u_d^* + u_0 = u_o^* + \min\{u_a^*, u_b^*, u_c^*\} + u_0 \end{cases} \quad (6)$$

The block diagram of the implementation of the studied carrier-based PWM modulator and its simplified illustration are presented in **Fig. 2**. It is found that the modulation waveforms u_a^{**}, u_b^{**}, u_c^{**} of the two-phase-clamped DPWM strategy in the front-end stage are exactly the same as the ones for the conventional SVPWM [29]. With the injection of the zero-sequence voltage, the studied two-phase clamped DPWM method can be similarly realized by the modern digital signal processing (DSP) with enhanced pulse width modulator (ePWM) units as other PWM methods, where the modulation signals are loaded into compare registers per phase directly and compared with inner counters to generate the switching signals, S_a, S_b, S_c, and S_d.

B. Space-vector modulation concept for the studied two-phase-clamped DPWM strategy

In traditional space-vector modulation for two-stage ac-dc converters, the dc-link voltage is normally kept fixed or constant, and thus the boundary of the space-vector diagram is a hexagon, as shown in **Fig. 3**(a). To synthesize a sinusoidal ac voltage output, as an example in Sector I, the space vector u_{ref} of the sampled reference voltage is synthesized by using the two nearest active voltage vectors $u_1(100)$ and $u_2 (110)$ and zero voltage vector $u_0(000)$ or $u_7(111)$ in one switching period T_s. It is noted that the zero voltage vector is indispensable to compensate the remaining time in one switching period. If both $u_0(000)$ and $u_7(111)$ are used, no phase-leg can be clamped, and these modulations are known as continuous PWM, while, if either $u_0(000)$ or $u_7(111)$ are utilized, only one phase-leg is clamped, which are called discontinuous PWM.

To realize the two-phase-clamped DPWM [20]–[23], as the example presented in **Fig. 3**(b), the execution time of the two nearest active voltage vectors $u_1(100)$ and $u_2 (110)$, i.e., T_1 and T_2, should satisfy the following equations:

$$\begin{cases} u_{ref}T_s = u_1 T_1 + u_2 T_2 \\ T_1 = \dfrac{\sqrt{3}|u_{ref}| \left(\sqrt{3}\cos\omega t + \sin\omega t\right)}{2u_{pn}}T_s \\ T_2 = \dfrac{\sqrt{3}|u_{ref}| \sin\omega t}{u_{pn}}T_s \end{cases} \quad (7)$$

Since neither $u_0(000)$ nor $u_7(111)$ can be selected to construct the reference voltage, u_{ref}, $T_1 + T_2 = T_s$, and the relationship between u_{ref} and u_{pn} can be derived:

$$u_{pn} = \left(\frac{3}{2}\cos\omega t + \frac{\sqrt{3}}{2}\sin\omega t\right)|u_{ref}| \quad (8)$$

Fig. 4. Sectors definition and switching sequence for the two-phase clamped DPWM, (a) sectors definition, (b) switching sequence in Sector I.

Fig. 5. Switching losses function (SLF) comparison for (a) front-end ac-dc stage, (b) back-end dc-dc stage.

Therefore, with the variable dc-link voltage controlled by the back-end dc-dc circuit, a sinusoidal ac voltage output in the front-end ac-dc circuit can be obtained without any zero voltage vector, i.e., two phase-legs are clamped at any instant either high (positive dc-rail) or low (negative dc-rail).

C. Relationship between space-vector-based and carrier-based PWM implementation

Taking Sector I as an example, i.e., $0^{\mathrm{o}} \leq \varphi \leq 60^{\mathrm{o}}$ in **Fig. 4**(a), (8) can also be expressed as:

$$u_{\mathrm{pn}} = U_{\mathrm{m}}^* \cos \omega t - U_{\mathrm{m}}^* \cos(\omega t + 2\pi/3) = u_{\mathrm{a}}^* - u_{\mathrm{c}}^*, \quad (9)$$

which is exactly the same as:

$$u_{\mathrm{pn}} = \max\{u_{\mathrm{a}}^*, u_{\mathrm{b}}^*, u_{\mathrm{c}}^*\} - \min\{u_{\mathrm{a}}^*, u_{\mathrm{b}}^*, u_{\mathrm{c}}^*\} \quad (10)$$

Moreover, as seen in **Fig. 4**(b), phase b is the only phase that is kept switching, whose duty cycle d_{b} is:

$$d_{\mathrm{b}} = \frac{T_2}{T_{\mathrm{s}}} = \frac{\sqrt{3}|u_{\mathrm{ref}}| \sin \omega t}{u_{\mathrm{pn}}}. \quad (11)$$

Then, the modulation wave for phase b with the triangular carrier wave can be calculated by:

$$
\begin{aligned}
u_{\mathrm{b}}^{**} &= \frac{1}{2} u_{\mathrm{pn}} (2d_{\mathrm{b}} - 1) = \left(\frac{3\sqrt{3}}{4} \sin \omega t - \frac{3}{2} \cos \omega t\right) |u_{\mathrm{ref}}| \\
&= \frac{3}{2} U_{\mathrm{m}}^* \cos(\omega t - 2\pi/3) = u_{\mathrm{b}}^* + 0.5 u_{\mathrm{b}}^* = u_{\mathrm{b}}^* + u_0.
\end{aligned}
\quad (12)
$$

The result derived based on the space-vector modulation concept is exactly the same as the one defined in (6). This conclusion as well as the same expression of u_{pn} obtained in Sector I can be generalized to the other sectors. Consequently, these two different implementations of two-phase clamped DPWM strategy are inherently equivalent.

III. ANALYTICAL COMPARISON OF PERFORMANCE CHARACTERISTICS

The analytical models of the modulator performance in terms of switching losses, current distortion, and CMV in the quasi-two-stage buck-type rectifier with the studied two-phase-clamped DPWM, the conventional SVPWM and the DPWM methods summarized in [37] are discussed in this section. For the traditional SVPWM and DPWM, the dc-link voltage is considered constant, which is set as $u_{\mathrm{pn}} = \sqrt{3}U_{\mathrm{m}}$. To comprehensively evaluate the performance of the modulator, the power factor angle, φ, range $0^{\mathrm{o}} \leq \varphi \leq 180^{\mathrm{o}}$, and the modulation index, $M = u_{\mathrm{o}}/U_{\mathrm{m}}$, range $0 \leq M \leq 1.5$, are

used. It is assumed: a sinusoidal ac current shape; a constant dc voltage; no voltage drop and losses across the filter inductors, i.e., $U_{\mathrm{m}}^* \approx U_{\mathrm{m}}$; and a switching frequency f_{s} being much larger than the grid frequency f_{g}, i.e., $f_{\mathrm{s}} \gg f_{\mathrm{g}}$.

A. Switching losses function or SLF

For the theoretical calculation of the switching losses, each phase current (i_{a}, i_{b}, i_{c} and i_{d}) can be expressed as:

$$
\begin{cases}
i_{\mathrm{a}} &= I_{\mathrm{m}} \cos(\omega t - \varphi) \\
i_{\mathrm{b}} &= I_{\mathrm{m}} \cos(\omega t - 2\pi/3 - \varphi) \\
i_{\mathrm{c}} &= I_{\mathrm{m}} \cos(\omega t + 2\pi/3 - \varphi) \\
i_{\mathrm{d}} &= \frac{3U_{\mathrm{m}}I_{\mathrm{m}}}{2u_{\mathrm{o}}} \cos \varphi = \frac{3I_{\mathrm{m}}}{2M} \cos \varphi
\end{cases}
\quad (13)
$$

After that, the average switching power loss for the device in phase x ($x \in \{a, b, c\}$) over a fundamental period can be defined as:

$$P_{\mathrm{sw}\_x} = \frac{1}{2\pi U_{\mathrm{b}}} f_s E_{\mathrm{on,off,rr}} \int_0^{2\pi} u_{\mathrm{pn}}(\omega t) I_x(\omega t) \,\mathrm{d}\omega t \quad (14)$$

where $E_{\mathrm{on,off,rr}}$ represents a lumped switching losses per commutation for a specified dc voltage and output current; U_{b} is the data-sheet reference voltage; f_s represents the constant switching frequency of the devices; $I_x(\omega t)$ equals zero in the intervals where no switching occurs and equals to the absolute value of the corresponding phase current $|i_x(\omega t)|$ otherwise. Normalizing the total switching losses P_{sw} to P_0, the switching loss function (SLF) of different modulators for the quasi-two-stage buck-type rectifier studied in this paper can be found as:

$$P_0 = \frac{2\sqrt{3}U_{\mathrm{m}}I_{\mathrm{m}}}{\pi U_{\mathrm{b}}} f_s E_{\mathrm{on,off,rr}} \quad (15)$$

$$\mathrm{SLF}_{\mathrm{ac}} = \frac{P_{\mathrm{sw}_{a/b/c}}}{P_0} \quad (16)$$

$$\mathrm{SLF}_{\mathrm{dc}} = \frac{P_{\mathrm{sw}_{\mathrm{d}}}}{P_0} \quad (17)$$

Applying (14) to (17), the SLF for the two-phase-clamped DPWM in the front-end ac-dc stage can be obtained as in (18). The SLF for continuous PWM methods is 1, and that for other PWM methods in the front-end with a constant dc-link voltage can be found in [29]–[32]. The SLF for the two-phase-

Fig. 6. Illustration of the switching sequence and current ripple of i_a and i_d.

Fig. 7. Current ripple function (SLF) comparison at varied M for (a) front-end ac-dc stage, (b) back-end dc-dc stage.

clamped DPWM and other PWM methods with a constant dc-link voltage in the back-end can be derived as in (19).

$$\text{SLF}_{\text{ac}} = \begin{cases} \dfrac{\cos\varphi}{8} + \dfrac{\varphi\sin\varphi}{2} & 0 \le \varphi < \dfrac{\pi}{6} \\[2mm] \dfrac{(2\pi + 3\sqrt{3})\sin\varphi}{24} & \dfrac{\pi}{6} \le \varphi < \dfrac{5\pi}{6} \\[2mm] -\dfrac{\cos\varphi}{8} + \dfrac{(\pi-\varphi)\sin\varphi}{2} & \dfrac{5\pi}{6} \le \varphi \le \pi \end{cases} \quad (18)$$

$$\text{SLF}_{\text{dc}} = \begin{cases} \dfrac{9}{4M}|\cos\varphi| & \text{Studied DPWM} \\[2mm] \dfrac{3\pi}{4M}|\cos\varphi| & \text{Other PWM} \end{cases} \quad (19)$$

The comparisons of SLF for different PWM methods in both the front- and back-end stages are shown in **Fig. 5**. The SLF in the front-end stage is dependent on the power factor angle, φ, while that in the back-end stage varies with the modulation index, M. As seen in **Fig. 5**(a), the application of two-phase-clamped DPWM in the front-end stage can remarkably reduce the switching losses, i.e., it is able to reduce 75% of the losses found in the MSL-DPWM in [30] at unity power factor, which yields to the best switching loss reduction in any known DPWM strategies. Since the grid voltage and dc-link voltage is fixed, the SLF in the front-end stage is independent of M. In **Fig. 5**(b), the SLF of the two-phase-clamped DPWM is still lower than other PWM strategies with any M at the back-end dc-dc stage, because the average value of its dc-link voltage is smaller than that of the other strategies. With $|\cos(\varphi)|$ reduced, the SLF in the back-end stage is decreased accordingly. As **Fig. 5** indicates, the studied two-phase clamped DPWM method can achieve the minimum switching losses over the whole φ and M range in the quasi-two-stage system, which will lead to a simplified thermal management with low cost, improved efficiency, and higher power density of the converter.

B. Current Ripple function or CRF

The winding and core losses of the filter inductor are depending on the current ripple. Therefore, the output current ripple determined by the selected modulator gives an indication about the magnetic losses. To demonstrate the performance of

the current ripple, the mathematical formulation can be derived from the terminal pulse voltage and current waveforms shown in Fig. 6, where the phase a is selected to represent the current performance in the front-end stage. The time intervals t_1 - t_4 can be obtained from the PWM period T_s and the modulation waveforms u_a^{**} and u_d^{**}. For example, t_1 and t_3 in Fig. 6 are:

$$t_1 = \frac{2u_a^{**}/u_{\text{pn}} + 1}{4}T_s \quad (20)$$

$$t_3 = \frac{2u_d^{**}/u_{\text{pn}} + 1}{4}T_s \quad (21)$$

Then, the squared RMS value of the current ripple of i_a and i_d can be expressed as:

$$\Delta I_{a,\text{rms}}^2 = \frac{1}{2\pi}\int_0^{2\pi}\left(\frac{1}{T_s}\int_0^{T_s}\Delta i_a^2 d\tau\right)d\omega t \quad (22)$$

$$\Delta I_{d,\text{rms}}^2 = \frac{1}{2\pi}\int_0^{2\pi}\left(\frac{1}{T_s}\int_0^{T_s}\Delta i_d^2 d\tau\right)d\omega t \quad (23)$$

where the deviations of Δi_b and Δi_d are:

$$\Delta i_a = i_b - i_{b,\text{avg}} = \frac{1}{L_g}\int(u_{ga} - u_{aN})dt \quad (24)$$

$$\Delta i_d = i_d - i_{d,\text{avg}} = \frac{1}{L_o}\int(u_{dn} - u_o)dt \quad (25)$$

By normalizing the squared RMS value of the current ripple $\Delta I_{a,\text{rms}}^2$ and $\Delta I_{d,\text{rms}}^2$ to ΔI_0^2 in (26):

$$\Delta I_0^2 = \frac{T_s^2 U_{\text{dc}}^2}{2\pi L^2}, \quad (26)$$

the current ripple function (CRF) for i_a and i_d can be calculated as:

$$\text{CRF}_{i_a} = \sqrt{\frac{\Delta I_{a,\text{rms}}^2}{\Delta I_0^2}} \quad (27)$$

$$\text{CRF}_{i_d} = \sqrt{\frac{\Delta I_{d,\text{rms}}^2}{\Delta I_0^2}} \quad (28)$$

The comparisons of CRF for different PWM methods in both front- and back-end stages are shown in **Fig. 7**. The CRF in the front-end stage is independent of φ and M, because the modulation index in the front-end stage, from u_{abc}^* to u_{pn}, is fixed, while that in the back-end stage varies with modulation index, M. As seen in **Fig. 7**(a), the application of two-phase-clamped DPWM in the front-end stage has the best current ripple performance as well in any known PWM strategies. In **Fig. 7**(b), the CRF of the two-phase-clamped DPWM is still

Fig. 8. Normalized CMV harmonics within the 1^{st} carrier frequency.

TABLE I
INTEGRATION LIMITS FOR DOUBLE FOURIER INTEGRAL.

Sector	$y_s(i)$	$y_e(i)$	$x_r(i)$	$x_f(i)$
I	0	$\frac{\pi}{3}$	$-\pi$	π
II	$\frac{\pi}{3}$	$\frac{2\pi}{3}$	$\frac{-\pi(\sin\omega t+\sqrt{3}\cos\omega t)}{2\sin\omega t}$	$\frac{\pi(\sin\omega t+\sqrt{3}\cos\omega t)}{2\sin\omega t}$
III	$\frac{2\pi}{3}$	π	0	0
IV	π	$\frac{4\pi}{3}$	0	0
V	$\frac{4\pi}{3}$	$\frac{5\pi}{3}$	$\frac{-\pi(\sin\omega t-\sqrt{3}\cos\omega t)}{2\sin\omega t}$	$\frac{\pi(\sin\omega t-\sqrt{3}\cos\omega t)}{2\sin\omega t}$
VI	$\frac{5\pi}{3}$	2π	$-\pi$	π

higher than other PWM strategies at low M, but turns to be smaller at high M.

C. Common-mode Voltage

Common-mode voltage (CMV) of the quasi-two-stage system is generally defined as the potential difference from the grid star point to the negative terminal of the output voltage (u_{Nn} in **Fig. 1**) as expressed in (29):

$$u_{\text{cmv}} = u_{\text{NO}} + \frac{u_{\text{pn}}}{2} = \frac{u_{\text{ao}} + u_{\text{bo}} + u_{\text{co}}}{3} + \frac{u_{\text{pn}}}{2}. \quad (29)$$

As discussed in Section II-B, since there is no zero voltage vector used in the two-phase clamped DPWM, the peak value of u_{NO} can be reduced from $\pm u_{\text{pn}}/2$ to $\pm u_{\text{pn}}/6$ in every switching period T_s, which yields the same effect as the reduced-CMV PWM methods studied in [17].

To further theoretically analyze the spectrum of CMV, the double Fourier integral analysis is introduced. In general terms, the harmonic component of the phase-leg output voltage C_{mn} under given carrier index variable m (of the carrier frequency f_c) and fundamental index variable n (of the modulating frequency f_o) is given as:

$$C_{\text{mn}} = \frac{1}{2\pi^2} \sum_{i=1}^{6} \int_{y_s(i)}^{y_e(i)} \int_{x_r(i)}^{x_f(i)} u_{\text{pn}}(y) e^{j(mx+ny)} \mathrm{d}x \mathrm{d}y \quad (30)$$

Assuming u_{pn} only has dc and sixth-fundamental-frequency component, then, the high-frequency harmonic components of u_{cmv} can be expressed as:

$$u_{\text{cmv}} = \sum_{m=1}^{\infty} \sum_{n=-\infty}^{\infty} C_{\text{mn}} \times \cos(m\omega_c t + n\omega_o t) \quad (31)$$
$$n = 3p, p = 0, 1, 2 \cdots$$

(a)

(b)

(c)

Fig. 9. Overall control block diagram of the three-phase quasi-two-stage buck-type rectifier, (a) circuit topology, (b) with two-phase clamping DPWM strategy, (c) with other PWM strategies.

TABLE II
SPECIFICATIONS OF THE EVALUATED THREE-PHASE QUASI-TWO-STAGE BUCK-TYPE RECTIFIER.

Variables	Parameters	Value
P_{o}	Rated power	5 kW
U_{m}	Grid voltage	311 V
ω	Grid angular frequency	$2\pi \times 50$ rad/s
f_{s}	switching frequency	36 kHz

where $y_s(i)$, $y_e(i)$, $x_r(i)$, and $x_f(i)$ are the outer and inner double Fourier integral limits, which are listed in **Table. I**. $\omega_c = 2\pi f_c$ is the carrier angular frequency, and $\omega_o = 2\pi f_o$ is the fundamental angular frequency.

Following the aforementioned calculations, the normalized CMV harmonics (to U_{m}) of different PWM methods within the 1^{st} carrier frequency, i.e., $m = 1$, are shown in **Fig. 8**. Only the triple harmonic components of the fundamental exist in the CMV harmonics. It can be found that the maximum CMV harmonic of the two-phase clamped DPWM method is the lowest among the different methods. Since the resonant frequency of the common-mode circuit is close to its carrier frequency for grid-connection applications [38], the studied two-phase clamped DPWM will bring about a lower ground leakage current in practice as well.

IV. SIMULATION AND EXPERIMENTAL RESULTS

To validate the effectiveness of the studied carrier-based two-phase-clamped DPWM strategy, simulations and exper-

TABLE III
VALUE OF FILTER INDUCTORS AND CAPACITORS FOR THE THREE-PHASE
QUASI-TWO-STAGE BUCK-TYPE RECTIFIER.

Variables	Parameters	Value
L_g	Grid inductor	$720\,\mu\mathrm{H}$
L_o	Output inductor	$450\,\mu\mathrm{H}$
C_o	Output capacitor	$280\,\mu\mathrm{F}$
C_f	DC-link capacitor (with studied PWM)	$5\,\mu\mathrm{F}$
C_f	DC-link capacitor (with other PWM)	$360\,\mu\mathrm{F}$

imental tests are conducted and compared with different PWM methods on the three-phase quasi-two-stage buck-type rectifier. Firstly, a PLECS based simulation is carried out. Thereafter, the studied DPWM method is operated on a digital-control hardware platform with the DSP from Texas Instruments, TMS320F28379D. In both simulation and experiment, SiC MOSFETs from CREE C3M0120090J [39] are used. The main specifications for the three-phase quasi-two-stage buck-type rectifier are listed in **Table. II**.

The studied topology circuit of the three-phase quasi-two-stage buck-type rectifier and its corresponding control blocks implemented in this section are shown in **Fig. 9**. Herein, the back-end circuit is operated as a three-channel PWM interleaved dc-dc Buck converter. This feature will enhance the loss distribution among the semiconductors or better current shared between the parallel circuits than the hard-paralleling of semiconductors, and it will cancel out the high frequency harmonics in both output voltage and current. It is noted that to keep a constant dc-link voltage for other PWM methods, a larger dc-link capacitor and an additional dc-link voltage controller are needed, as shown in **Fig. 9**(c). Since DPWMMAX and DPWMMIN methods have the same performance in switching losses, current distortion, and CMV, only DPWMMAX method is studied in this section.

A. Key Parameters Design

The current ripple flowing through L_o is defined as:

$$\Delta i_{L_\mathrm{o},\mathrm{pp}} = \frac{u_\mathrm{pn} - u_\mathrm{o}}{L_\mathrm{o} f_s} \frac{u_\mathrm{o}}{u_\mathrm{pn}} = \frac{u_\mathrm{o}}{L_\mathrm{o} f_s}\left(1 - \frac{u_\mathrm{o}}{u_\mathrm{pn}}\right) \quad (32)$$

$$\Delta i_{L_\mathrm{o},\mathrm{pp,max}} = \frac{u_\mathrm{o}}{L_\mathrm{o} f_s}\left(1 - \frac{u_\mathrm{o}}{u_\mathrm{pn,max}}\right) \quad (33)$$

$$\Delta i_{\mathrm{o},\mathrm{pp,max}} = \frac{\Delta i_{L_\mathrm{o},\mathrm{pp,max}}}{N}. \quad (34)$$

where N is the number of paralleled interleaved buck converters and $\Delta i_{L_\mathrm{o},\mathrm{pp,max}}$ is the maximum current ripple across L_o. Therefore, the inductance value of L_o can then be selected according to:

$$L_\mathrm{o} \geq \frac{u_\mathrm{o}}{\Delta i_{L_\mathrm{o},\mathrm{pp,max}} f_s}\left(1 - \frac{u_\mathrm{o}}{u_\mathrm{pn,max}}\right). \quad (35)$$

Similarly, taking the phase a as an example, the current ripple across L_g is given by:

$$\Delta i_{L_\mathrm{g},\mathrm{pp}} = \frac{u_\mathrm{aN} - u_\mathrm{ga}}{L_\mathrm{g} f_s} \quad (36)$$

$$\Delta i_{L_\mathrm{g},\mathrm{pp,max}} = \Delta i_{L_\mathrm{g},\mathrm{pp}}\Big|_{u_\mathrm{ga}=0} = \frac{u_\mathrm{pn,max}}{6 L_\mathrm{g} f_s} \quad (37)$$

Accordingly, the inductance value of L_g can then be selected:

$$L_\mathrm{g} \geq \frac{u_\mathrm{pn,max}}{6\Delta i_{L_\mathrm{g},\mathrm{pp,max}} f_s}. \quad (38)$$

It is noted that herein the filter inductor designs are based on the maximum current ripple requirement [40], and the proposed expressions are similar to all studied PWM methods and the main difference is found in the reference value of $u_\mathrm{pn,max}$. If the harmonic distortion for grid-compliance is considered for a high-order filter at the ac side, e.g., LCL filter, the local RMS current ripple method can be calculated [41], and the impact of the PWM methods on the converter-side inductor design can be referenced to **Fig. 7**, where the two-phase clamped DPWM strategy requires the minimum filter demand.

The maximum peak-to-peak high-frequency voltage ripple across the output capacitor C_o, $\Delta u_{C_\mathrm{o},\mathrm{pp,max}}$, occurs when the output current ripple is the maximum, which is determined by:

$$\Delta u_{C_\mathrm{o},\mathrm{pp,max}} = \frac{\frac{1}{2N f_s} \cdot \frac{1}{2}\Delta i_{\mathrm{o},\mathrm{pp,max}}}{2 C_\mathrm{o}} = \frac{\Delta i_{L_\mathrm{o},\mathrm{pp,max}}}{8 C_\mathrm{o} f_s N^2}. \quad (39)$$

Thereafter, the output capacitor C_o can be decided:

$$C_\mathrm{o} \geq \frac{\Delta i_{L_\mathrm{o},\mathrm{pp,max}}}{8 f_s N^2 \Delta u_{C_\mathrm{o},\mathrm{pp,max}}}. \quad (40)$$

The worst peak-to-peak voltage ripple across the dc-link capacitor C_f, $\Delta u_{C_\mathrm{f},\mathrm{pp,max}}$, occurs when assuming that there is no current passing though the back-end stage:

$$\Delta u_{C_\mathrm{f},\mathrm{pp}} = \frac{P_\mathrm{o}}{u_\mathrm{pn}} \frac{1}{f_s C_\mathrm{f}}\left(1 - \frac{u_\mathrm{o}}{u_\mathrm{pn}}\right) \quad (41)$$

$$\Delta u_{C_\mathrm{f},\mathrm{pp,max}} = \frac{P_\mathrm{o}}{f_s C_\mathrm{f}}\left(\frac{1}{u_\mathrm{pn,max}} - \frac{u_\mathrm{o}}{u_\mathrm{pn,max}^2}\right). \quad (42)$$

Hence, the dc-link capacitor C_f can be obtained as:

$$C_\mathrm{f} \geq \frac{P_\mathrm{o}}{f_s \Delta u_{C_\mathrm{f},\mathrm{pp,max}}}\left(\frac{1}{u_\mathrm{pn,max}} - \frac{u_\mathrm{o}}{u_\mathrm{pn,max}^2}\right). \quad (43)$$

In particular, for the two-phase clamped DPWM strategy, the resonant frequency of the $L_\mathrm{o} - C_\mathrm{f}$ filter should be 10 times higher than the frequency of the six-pulse shaped dc-link voltage, i.e., $6 f_\mathrm{g}$, to avoid an additional resonance suppressing control [42]. Under such a condition, C_f has an upper bound:

$$\frac{1}{2\pi\sqrt{L_\mathrm{o} C_\mathrm{f}}} \geq 10 \cdot 6 f_\mathrm{g} \quad (44)$$

$$C_\mathrm{f} \leq \frac{1}{14400 L_\mathrm{o} f_\mathrm{g}^2} \quad (45)$$

Different PWM strategies impact less on C_o because their requirements of $\Delta u_{C_\mathrm{o},\mathrm{pp,max}}$ are the same. However, two-phase clamped DPWM strategy allows a lager $\Delta u_{C_\mathrm{f},\mathrm{pp,max}}$ in the dc-link, while the other PWM strategies must have very low $\Delta u_{C_\mathrm{f},\mathrm{pp,max}}$ to keep the ac current sinusoidal. Consequently, the resulting dc link capacitance value in C_f for the two-phase clamped DPWM strategy will be much smaller.

Fig. 10. Simulation waveforms of the dc-link voltage u_{pn}, output current i_{o}, ac voltages u_{gabc}, ac currents i_{abc}, modulation waveforms u_{abcd}^{**} and three phase duty cycles d_{abcd} with φ increased from 0^{o} at $t = 0.02\,\mathrm{s}$ to 180^{o} at $t = 0.32\,\mathrm{s}$, when using the two-phase clamped DPWM method.

Fig. 11. Simulation waveforms of the dc-link voltage u_{pn}, output current i_{o}, ac voltages u_{gabc}, ac currents i_{abc}, modulation waveforms u_{abcd}^{**} and duty cycles d_{abcd} with the output voltage u_{o} increased from $200\,\mathrm{V}$ at $t = 0.02\,\mathrm{s}$ to $450\,\mathrm{V}$ at $t = 0.32\,\mathrm{s}$, when using the two-phase clamped DPWM method.

The design constraints of (35), (38), (40), (43), and (45) define a design space within the filter inductance or capacitance must be selected. In this section, setting

$$\Delta i_{L_{\mathrm{g}},\mathrm{pp,max}} \leq 2 \cdot \frac{P_{\mathrm{o}}}{NU_{\mathrm{o}}} \tag{46}$$

$$\Delta i_{L_{\mathrm{g}},\mathrm{pp,max}} \leq 40\% \cdot \frac{2P_{\mathrm{o}}}{3U_{\mathrm{m}}} \tag{47}$$

$$\Delta u_{C_{\mathrm{o}},\mathrm{pp,max}} \leq 5\% \cdot U_{\mathrm{o}} \tag{48}$$

$$\Delta u_{C_{\mathrm{f}},\mathrm{pp,max}} \leq \begin{cases} 20\% \cdot U_{\mathrm{m}} & \text{Studied DPWM} \\ 0.1\% \cdot U_{\mathrm{m}} & \text{other PWM} \end{cases}, \tag{49}$$

the filter inductance and the capacitance with enough margin are given in **Table. III**. Herein, lager C_{o} and C_{f} for the other conventional PWM methods are selected to make sure that a constant output and dc-link voltage can be obtained. A simple design guideline is provided in this section that was used to assemble the prototype, and to evaluate the effectiveness of the proposed carrier-based two-phase clamped DPWM strategy, and to finally benchmark all the studied PWM methods. If the three-phase quasi-two-stage buck-type rectifier is applied for industrial applications, specific standards are required to be met which may lead to a different passive filtering design.

B. Simulation results

Fig. 10 and **Fig. 11** show the simulation waveforms of the dc-link voltage u_{pn}, output current i_{o}, ac voltages u_{gabc}, three


Fig. 12. Comparison of the ac and dc current in simulation among various PWM methods at $\varphi = 0^{\mathrm{o}}$, $u_o = 400\,\mathrm{V}$, (a) i_{a}, (b) $i_{\mathrm{d_1}}$.

phase currents i_{abc}, modulation waveforms u_{abcd}^{**} and duty cycles d_{abcd} with φ increased from 0^{o} at $t = 0.02\,\mathrm{s}$ to 180^{o} at $t = 0.32\,\mathrm{s}$, and also with output voltage u_{o} increased from $200\,\mathrm{V}$ at $t = 0.02\,\mathrm{s}$ to $450\,\mathrm{V}$ at $t = 0.32\,\mathrm{s}$, respectively, when using the studied two-phase clamped DPWM strategy. To keep the power constant at $5\,\mathrm{kVA}$, a dc voltage source is used and the magnitude value of the grid current I_{m} is controlled to be $10.71\,\mathrm{A}$. It is evident that the implemented carrier-based two-phase clamped DPWM can adapt well with wide range of φ and u_{o}, according to the analytical development in (2)-(6).

Fig. 12 compares the simulation results of i_{a} and $i_{\mathrm{d_1}}$ with various PWM methods at $\varphi = 0^{\mathrm{o}}$, $P = 5\,\mathrm{W}$. Since the back-end stage operates as a three-channel PWM interleaved dc-dc

Fig. 13. Switching losses and current THD comparison at varied φ in simulation for the front-end ac-dc stage, (a) switching losses (b) current THD. Noted that due to the fact that only L filter is used at the ac side, and all harmonic components are considered in the analysis, the current THD observed in simulation is relatively high.


Fig. 14. Switching losses and harmonic current comparison at varied M in simulation for back-end dc-dc stage, (a) switching losses (b) harmonic current.

converter, the current ripple can not be truly reflected in the measured total output current i_d. Consequently, the current in a single output inductor L_o, i.e., i_{d_1} is plotted in **Fig. 12**(b) to represent i_d. By visual inspection, one can observe that the current ripple of i_a obtained with the two-phase clamped DPWM can be slightly lower than any of that obtained with other PWM methods. The current ripple of i_d with the studied DPWM strategy is not constant because the dc-link voltage u_{pn} is fluctuating, while the ripple with the SVPWM method is constant, which is the same in other DPWM methods.

To obtain a better insight and to validate the results of the theoretical analysis, the switching losses and the current total harmonic distortion (THD) of i_a in the front-end ac-dc stage for various PWM methods with different φ are compared in **Fig. 13**, while keeping $I_m = 10.71$ A. The data-sheet value of E_{on} and E_{off} are used and built into the thermal model of the SiC MOSFET in the PLECS simulation. As expected, the switching loss performance of the studied two-phase clamped DPWM is the lowest than any other PWM methods, which can reduced nearly 87.5% switching losses compared to the SVPWM at the unity power factor. Moreover, the current THD of i_a does not change significantly with φ, and that of the studied two-phase clamped DPWM is the best as well, which matches the analysis in Section III-B. It is noted that due to the fact that only a L filter is used at the ac side, and all harmonic components are considered, the current THD observed in simulation is relatively high. The comparison of switching losses and harmonic current of the back-end stage for different PWM methods with different M are given in **Fig. 14**. Herein, only SVPWM is performed to represent all


Fig. 15. Simulation results of the two-phase clamped DPWM with different operation mode, (a) $\varphi = 0^o$ unity power factor rectifier mode, (b) $\varphi = 30^o$ rectifier mode, (c) $\varphi = 90^o$ STATCOM mode.

TABLE IV
COMPARISON OF CMV HARMONICS WITHIN THE 1st CARRIER
FREQUENCY DETERMINED BY ANALYTICAL CALCULATIONS AND
SIMULATIONS WITH THE TWO-PHASE CLAMPED DPWM.

n	Calculation	Simulation	Deviation (%)
-18	0.0071	0.0071	-0.4346
-12	0.0167	0.0166	-0.3393
-6	0.0772	0.0768	-0.5331
0	0.2371	0.2371	0.0060
6	0.0772	0.0776	0.4903
12	0.0167	0.0167	0.4859
18	0.0071	0.0071	0.1573

the PWM methods with constant dc-link voltage, and the harmonic current I_h is defined as [35]:

$$I_h = \sqrt{I_{rms}^2 - I_{avg}^2} \qquad (50)$$

where I_{avg} and I_{rms} are the average and rms value of i_d. It can be found that the simulation results match well with the theoretical model in **Fig. 5**(b) and **Fig. 7**(b). The values of the CMV harmonics within the 1st carrier frequency calculated with the theoretical modelling are compared to the results obtained with the simulation, as listed in **Table. IV**. It shows a good accuracy of the CMV modelling built in Section III-C. Therefore, the effectiveness of the SLF, CRF, and CMV models in Section III has been proved.

Fig. 15 shows the simulation results of the steady-state operation of the three-phase quasi-two-stage buck-type rectifier with the two-phase clamped DPWM strategy at $u_o = 400\,\mathrm{V}$ and $I_m = 10.71\,\mathrm{A}$. Three specific cases are selected in **Fig. 15**. The first one is the unity power factor rectifier mode with resistive load where $\varphi = 0°$; the second one is the rectifier mode as well where $\varphi = 30°$; the last one is the STATCOM mode where $\varphi = 90°$ without dc resistive load. It can be seen that in all cases, the carrier-based two-phase clamped DPWM strategy works well with different operating mode. Two-thirds of the switching signal is clamped, while sinusoidal input ac currents are obtained. The peak value of u_{NO} is $\pm u_{pn}/6$ featuring the characteristic of suppressing CMV.

Fig. 16 shows the simulation results of the transient responses of the three-phase quasi-two-stage buck-type rectifier with the two-phase clamped DPWM when load/current reference changed from no-load to full-load at $t = 0.1\,\mathrm{s}$ and full-load to no-load at $t = 0.13\,\mathrm{s}$. In all cases, i.e., the unity power factor rectifier, STATCOM and inverter modes, the two-phase clamped DPWM method performs well during the dynamics, where the switching signal is clamped at two-thirds of fundamental period as expected. It can be seen that in **Fig. 16**, there exists a voltage overshoot or undershoot at the load transient period. Since the capacitance for the quasi-two-stage structure is much lower than that for the conventional two-stage design, the voltage increment or decrement in the dc-link capacitor will be larger, which is about 8% higher than the maximum operating value. However, such voltage overshoot or undershoot can be confined within the safe operating area of the semiconductor devices that have to block this voltage. Additionally, the variations in the dc-link during


Fig. 16. Simulation results of the transient responses with the two-phase clamped DPWM when dc-side load/current reference step changed from no-load to full-load and full-load to no-load, (a) $\varphi = 0°$ unity power factor rectifier mode, (b) $\varphi = 90°$ STATCOM mode, (c) $\varphi = 180°$ inverter mode.

Fig. 17. Experimental setup.

transient can be relieved by slowing down the response time of the dynamic by reducing the bandwidth of the controllers.

C. Experimental results

A 5 kW prototype based on the power electronic circuit presented in **Fig. 9**(a) is built to further validate the feasibility and superiority of the proposed carrier-based two-phase clamped DPWM method. In experiments, the three-phase quasi-two-stage buck-type rectifier is operated in inverter, rectifier, and STATCOM modes working with different PWM methods. The experimental setup and the detailed photos for the constructed three-phase quasi-two-stage buck-type rectifier are shown in **Fig. 17**. The average dc voltage in all experimental cases is controlled at 400 V. All of the experimental waveforms are recorded by the oscilloscope YOKOGAYA DLM4058, and the current THD and power conversion efficiency of the converter are tested by the power analyzer YOKOGAYA WT500.

Fig. 18 shows the experimental results for the three-phase quasi-two-stage buck-type rectifier at steady state with the carrier-based zero-sequence voltage injection two-phase clamped PWM method in different operating modes. **Fig. 18**(a) and (b) are the experimental results at rectifier mode. In this case, an ac voltage source with $220 \, V_{rms}/50 \, Hz$ is used and a dc resistor bank is connected at the output port, where φ is set as $0°$ and $30°$ respectively. **Fig. 18**(c) is the experimental result at STATCOM mode. In this case, an ac voltage source with $220 \, V_{rms}/50 \, Hz$ is used and no load is connected to the dc-link, where φ is set to be $90°$. **Fig. 18**(d) is the experimental result at inverter mode. In this case, a dc source with $400 \, V$ output is used, where φ is set at $180°$. The experimental results demonstrate that the front-end ac currents i_a, i_b, and i_c can effectively follow the sinusoidal shape of the input ac voltages, while the dc-link voltage is variable, attesting the feasibility of the studied circuit and control method depicted in **Fig. 9**(b). It is clearly observed that in **Fig. 18**, at every moment, two-thirds of the cycle of S_a is clamped, either at high (positive dc-rail) or low (negative dc-rail), where no switching actions occurs. Additionally, at unity power factor rectifier mode, S_a is switched only at the lowest current magnitude which can reduce the switching losses


Fig. 18. Experimental results showing the steady states of the two-phase clamped DPWM at: (a) $\varphi = 0°$ unity power factor rectifier mode, (b) $\varphi = 30°$ rectifier mode, (c) $\varphi = 90°$ STATCOM mode, (d) $\varphi = 180°$ inverter mode. Note that the zoom function of the oscilloscope is used to show the details of the highlighted section of the experimental waveforms.

of the front-end stage considerably. All of the experimental cases show that the proposed straight-forward carrier-based two-phase clamped PWM method with zero-sequence voltage injection can adapt to the changes of the set phase angle φ and operating modes, which match well with the steady-state simulation results shown in **Fig. 15**.

Fig. 19 shows the transient-state experimental results for the three-phase quasi-two-stage buck-type rectifier with the proposed carrier-based two-phase clamped DPWM method.

Fig. 19. Experimental results showing the transient states with two-phase clamped DPWM at: (a) $\varphi = 0°$ unity power factor rectifier mode with load step changed from 30% to 80% full-load, (b) $\varphi = 0°$ unity power factor rectifier mode with load step changed from 80% to 30% full-load, (c) $\varphi = 90°$ STATCOM mode with current reference step change from 1 A to 9 A, (d) $\varphi = 90°$ STATCOM mode with current reference step change from 9 A to 1 A, (e) $\varphi = 180°$ inverter mode with load step changed from no-load to full-load, (f) $\varphi = 180°$ inverter mode with load step changed from full-load to no-load. Note that the zoom function of the oscilloscope is used to show the details of the highlighted section of the experimental waveforms.

Fig. 19(a) and (b) are the experimental results at $\varphi = 0°$ unity power factor rectifier mode with load step-up from 30% to 80% full-load and step-down from 80% to 30% full-load. It is noted that in this case, the dc-load change is achieved by switching 4 switches together on the resistor bank which is difficult to achieve a full synchronization of the value change, so that the dynamic transition time shown in experiments is not as short as that in the simulation. **Fig. 19**(c) and (d) are the experimental results at $\varphi = 90°$ STATCOM mode with current reference step-up from 1 A to 9 A, and step-down from 9 A to 1 A, nearly 9%-85% full-load (reactive). **Fig. 19**(e) and (f) are the experimental results at $\varphi = 180°$ inverter mode with load step-up from no-load to full-load, and step-down from full-load to no-load, which is controlled by the switching on/off the AC breaker. In all cases, the proposed carrier-based two-phase clamped DPWM method can still clamp

the switching signal at two-thirds of the fundamental period, which meets the corresponding simulation results presented in **Fig. 16**. In **Fig. 19**(a) and (b), since the reaction time of the manual load-change is long, there is no noticeable inductor current overshoot/undershoot, as well as the dc capacitor voltage overshoot/undershoot at the transient instant. In **Fig. 19**(c) and (d), since the current reference is set via the communication, the current response is rapid. Additionally, the load-step change in **Fig. 19**(c) and (d) is nearly 9%-85% full-load (reactive), and thus inductor current distortion as well as the dc capacitor voltage overshoot/undershoot at the transient instant are more visible, but well within the safe operating area of the utilized semiconductor. In **Fig. 19**(e) and (f), it can be found that there is a nearly 50 V voltage overshoot in the dc-link at the load step-down transient, which matches the simulations in **Fig. 16**(c) and the overvoltage of 50 V is within

Fig. 20. Experimental results showing the steady states of other PWM methods with constant dc-link voltage in rectifier mode at $\varphi = 0°$: (a) with SVPWM, (b) with DPWMMAX, (c) with DPWM1, (d) with DPWM3. Note that the zoom function of the oscilloscope is used to show the details of the highlighted section of the experimental waveforms.

Fig. 21. Harmonic components of CMV: (a) with two-phase clamped DPWM, (b) with SVPWM, (c)with DPWMMAX, (d) with DPWM1, (e) with DPWM3.

safe values because the MOSFETs used are 900V rated. Due to the lower dc-link capacitance in the dc-link, the voltage increment or decrement capacitor will be larger than that of the conventional two-stage design at the transient instant. The voltage overshoot/undershoot in the dc-link capacitor also deteriorates the performance of the current control loop and makes the inductor current distorted during transients.

Experimental results of the steady-state operation with other PWM methods following the control strategy depicted in

Fig. 9(c) in rectifier mode at $\varphi = 0°$ are shown in **Fig. 20**. The three-phase circuit works as a true two-stage power conversion system working at $P = 5\,\text{kW}$ with $220\,\text{V}_\text{rms}/50\,\text{Hz}$ ac source and $32\,\Omega$ dc resistive load. The output voltage can also be controlled at $400\,\text{V}$ and the dc-link voltage is controlled constantly at $540\,\text{V}$ with the other PWM methods, while effectively tracking the sinusoidal current reference. It can be seen that the clamped duration time of S_a for different DPWM methods in **Fig. 20** are much shorter than that for the two-phased clamped DPWM method, i.e., only one-thirds of the cycle of S_a.

The essential part of CMV, u_NO is also measured in the experiments, as seen in **Fig. 18** and **Fig. 20**. It can be found that the peak-to-peak value of u_NO with the two-phased clamped DPWM method is smaller than that of the others. To further study the CMV performance, CMV harmonic components of

TABLE V
COMPARISON OF THE MEASURED EXPERIMENTAL RESULTS.

Mode	φ	PWM	THD	ΔP	Efficiency
Rectifier	0°	SVPWM	2.62 %	115.5 W	97.56 %
		DPWMMAX	2.03 %	105.3 W	97.78 %
		DPWM1	3.40 %	104.2 W	97.79 %
		DPWM3	2.44 %	105.2 W	97.78 %
		Studied	2.55 %	**77.7 W**	**98.38 %**
	30°	SVPWM	2.33 %	108.9 W	97.22 %
		DPWMMAX	2.06 %	97.5 W	97.50 %
		DPWM1	3.41 %	99.3 W	97.46 %
		DPWM3	2.46 %	98.0 W	97.49 %
		Studied	2.52 %	**72.6 W**	**98.16 %**
STATCOM	90°	SVPWM	1.38 %	94.4 W	-
		DPWMMAX	1.71 %	83.6 W	-
		DPWM1	1.58 %	83.8 W	-
		DPWM3	1.67 %	84.2 W	-
		Studied	1.69 %	**63.2 W**	-
Inverter	180°	SVPWM	1.28 %	111.9 W	97.74 %
		DPWMMAX	1.42 %	102.1 W	97.95 %
		DPWM1	1.45 %	100.9 W	97.96 %
		DPWM3	1.34 %	102.6 W	97.94 %
		Studied	1.27 %	**69.1 W**	**98.61 %**

Fig. 22. Power efficiency and power losses comparison at different operating modes: (a) $\varphi = 0°$ unity power factor rectifier mode, (b) $\varphi = 30°$ rectifier mode, (c) $\varphi = 180°$ inverter mode, (d) $\varphi = 90°$ STATCOM mode.

different PWM methods within the 1^{st} carrier frequency, are shown in **Fig. 21**. The result is calculated by the MATLAB 2020a with the data collected from the oscilloscope. The experimental results measured at inverter mode are used. As it can be seen, the maximum harmonic component of the two-phased clamped DPWM is the lowest, as predicted in the theoretical analysis.

Table. V shows the current THD, power losses, and the efficiency of the two converters stage three-phase rectifier working with SVPWM, DPWMMAX, DPWM1, DPWM3, and the studied quasi-two-stage rectifier operating with two-phase clamped DPWM for different φ. The load is changed at different φ to make the magnitude value of the grid current I_{m} constant at 10.71 A. The total power losses $\Delta P = P_{\text{in}} - P_{\text{out}}$, current THD, and the power efficiency (from $220\,\text{V}_{\text{ac}}$ to $400\,\text{V}_{\text{dc}}$) are measured by the power analyzer YOKOGAWA WT500. The difference between the real power flowing into the converter and the one flowing out of the converter can be regarded as an estimation of the total losses in the converter, including the switching devices, passive components, and PCB/cable connections. For STATCOM mode, the output active power is zero, and thus the measured input active power represents the circuit losses. As shown in **Table. V**, with the two-phase clamped DPWM, the power efficiency and power losses of the converter can be improved remarkably compared to the commonly employed PWM methods with constant dc-link voltage. The current THD of the two-phase clamped DPWM is close to that of the SVPWM. Since only the harmonics components below the 50^{th} order are considered in the power analyzer, the measured current THD results are lower than the ones obtained from the simulation results in **Fig. 13**(b). Moreover, the role of the voltage and current controllers have a much greater impact on current THD than the PWM strategy in experiments. Different PWM methods

resulting in different low frequency harmonics will influence the performance of the controllers. This effect is hard to be detected in the simulation, because the sampling delay and other non-ideal factors that influence the control bandwidth do not exist in the simulation. Therefore, the effect of the PWM method on current ripple can not be well presented in the measured current THD results.

Fig. 22 shows the power efficiency and power losses comparison among different PWM methods at different operating modes. In STATCOM mode, the measured input active power is regarded as an estimation of the total losses in the converter, as presented in **Fig. 22**(d). It can be seen that, with traditional DPWM methods, the power efficiency and losses of the converter can be improved relative to the SVPWM method, and with the two-phase clamped DPWM, the advantage can be further increased leading to the highest efficiency or the lowest power losses in the three-phase quasi-two-stage buck-type rectifier.

All in all, the presented experimental cases have shown that a remarkable reduction on power losses and common-mode voltage with the two-phase clamped DPWM method is possible in the three-phase quasi-two-stage buck-type rectifier. This confirms the superiority of this modulation method when compared to other traditional PWM strategies with constant dc-link voltage. Therefore, the validity and advantages of this DPWM strategy implemented with the proposed straight-forward carrier-based zero-sequence voltage injection method are verified.

V. CONCLUSION

This work has proposed a straight-forward carrier-based two-phase-clamped DPWM strategy with generalized zero-sequence voltage injection for the three-phase quasi-two-stage buck-type rectifiers. The modulation waveforms of the proposed DPWM strategy in the front-end stage is exactly the

same as the ones of conventional SVPWM method, but the dc-link voltage is variable which allows a low energy storage between the two cascaded converters. The principle of the two-phase-clamped DPWM strategy from both carrier-based PWM and space vector concepts have been explained in detail. The mathematical models have been built and shown that the presented strategy has the best switching losses, current distortion, and common-mode voltage performance over other suitable PWM methods within all power factor angle range. Both simulations and experimental results have been used to verify the effectiveness of the studied modulation method, and to prove the correctness of the presented theoretical analysis. It is found that in the experiments, the highest power efficiency or the lowest power losses can be obtained by the studied PWM method in comparison with other modulation methods, and the performance of common-mode voltage can also be improved.

References

[1] J. W. Kolar and T. Friedli, "The essence of three-phase PFC rectifier systems-part I," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 176–198, 2013.

[2] A. Kuperman, U. Levy, J. Goren, A. Zafransky, and A. Savernin, "Battery charger for electric vehicle traction battery switch station," *IEEE Trans. Ind. Electron.*, vol. 60, no. 12, pp. 5391–5399, 2013.

[3] G. AlLee and W. Tschudi, "Edison redux: 380 Vdc brings reliability and efficiency to sustainable data centers," *IEEE Power and Energy Magazine*, vol. 10, no. 6, pp. 50–59, 2012.

[4] L. Wang, Z. Qin, T. Slangen, P. Bauer, and T. van Wijk, "Grid impact of electric vehicle fast charging stations: Trends, standards, issues and mitigation measures - an overview," *IEEE Open Journal of Power Electronics*, vol. 2, pp. 56–74, 2021.

[5] A. Stupar, T. Friedli, J. Minibock, and J. W. Kolar, "Towards a 99% efficient three-phase buck-type PFC rectifier for 400-V dc distribution systems," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1732–1744, 2012.

[6] T. B. Soeiro, T. Friedli, and J. W. Kolar, "Swiss rectifier - a novel three-phase buck-type PFC topology for electric vehicle battery charging," in *2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp. 2617–2624, 2012.

[7] T. B. Soeiro, T. Friedli, and J. W. Kolar, "Design and implementation of a three-phase buck-type third harmonic current injection PFC rectifier SR," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1608–1621, 2013.

[8] L. Schrittwieser, J. W. Kolar, and T. B. Soeiro, "Novel SWISS rectifier modulation scheme preventing input current distortions at sector boundaries," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5771–5785, 2017.

[9] L. Schrittwieser, M. Leibl, M. Haider, F. Thöny, J. W. Kolar, and T. B. Soeiro, "99.3% efficient three-phase buck-type all-SiC SWISS rectifier for DC distribution systems," *IEEE Trans. Power Electron.*, vol. 34, no. 1, pp. 126–140, 2019.

[10] B. Guo, F. Wang, and E. Aeloiza, "A novel three-phase current source rectifier with delta-type input connection to reduce the device conduction loss," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1074–1084, 2016.

[11] B. Guo, F. Wang, R. Burgos, and E. Aeloiza, "Modulation scheme analysis for high-efficiency three-phase buck-type rectifier considering different device combinations," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4750–4761, 2015.

[12] T. B. Soeiro, M. L. Heldwein, and J. W. Kolar, "Three-phase modular multilevel current source rectifiers for electric vehicle battery charging systems," in *2013 Brazilian Power Electronics Conference*, pp. 623–629, 2013.

[13] T. B. Soeiro and P. Bauer, "Three-phase unidirectional quasi-single-stage delta-switch rectifier + dc-dc buck converter," in *IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society*, vol. 1, pp. 3479–3484, 2019.

[14] T. B. Soeiro, G. J. M. de Sousa, M. S. Ortmann, and M. L. Heldwein, "Three-phase unidirectional buck-type third harmonic injection rectifier concepts," in *2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014*, pp. 928–934, 2014.

[15] T. B. Soeiro, G. J. Maia, M. S. Ortmann, and M. L. Heldwein, "High efficiency three-phase unidirectional bucktype PFC rectifier concepts," in *IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society*, pp. 7763–7768, 2013.

[16] L. K. Ries, T. B. Soeiro, M. S. Ortmann, and M. L. Heldwein, "Analysis of carrier-based pwm patterns for a three-phase five-level bidirectional buck+boost-type rectifier," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6005–6017, 2017.

[17] J. Xu, J. Han, Y. Wang, M. Ali, and H. Tang, "High-frequency SiC three-phase VSIs with common-mode voltage reduction and improved performance using novel tri-state PWM method," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1809–1822, 2019.

[18] N. Oswald, P. Anthony, N. McNeill, and B. H. Stark, "An experimental investigation of the tradeoff between switching losses and emi generation with hard-switched all-si, si-sic, and all-sic device combinations," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2393–2407, 2014.

[19] Z. Zhang, F. Wang, L. M. Tolbert, B. J. Blalock, and D. J. Costinett, "Evaluation of switching performance of sic devices in pwm inverter-fed induction motor drives," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5701–5711, 2015.

[20] Q. Lei and F. Z. Peng, "Space vector pulsewidth amplitude modulation for a buck-boost voltage/current source inverter," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 266–274, 2014.

[21] K. Park, "One-phase modulation without DC link control for three-phase rectifier with LCL filter," in *2019 10th International Conference on Power Electronics and ECCE Asia (ICPE 2019 - ECCE Asia)*, pp. 1–6, 2019.

[22] H. Fujita, "Switching loss analysis of a three-phase solar power conditioner using a single-phase PWM control method," in *2010 IEEE Energy Conversion Congress and Exposition*, pp. 618–623, 2010.

[23] H. Shin, J. Ha, and W. Lee, "Active power control for minimum switching of three-phase electrolytic capacitor-less PWM converter," in *2013 IEEE Energy Conversion Congress and Exposition*, pp. 783–788, 2013.

[24] D. Wu, H. Qamar, H. Qamar, and R. Ayyanar, "Comprehensive analysis and experimental validation of 240°-clamped space vector PWM technique eliminating zero states for EV traction inverters with dynamic DC link," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13 295–13 307, 2020.

[25] T. B. Soeiro and P. Bauer, "Fast DC-type electric vehicle charger based on a quasi-direct boost-buck rectifier," in *2019 AEIT International Conference of Electrical and Electronic Technologies for Automotive (AEIT AUTOMOTIVE)*, pp. 1–6, 2019.

[26] D. Menzi, D. Bortis, and J. W. Kolar, "Three-phase two-phase-clamped boost-buck unity power factor rectifier employing novel variable dc link voltage input current control," in *2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC)*, pp. 1–8, 2018.

[27] M. Antivachis, J. A. Anderson, D. Bortis, and J. W. Kolar, "Analysis of a synergetically controlled two-stage three-phase dc/ac buck-boost converter," *CPSS Transactions on Power Electronics and Applications*, vol. 5, no. 1, pp. 34–53, 2020.

[28] D. B. Y. Li, J. Azurza and J. W. Kolar, "Control and protection of a synergetically controlled two-stage boost-buck PFC rectifier system under irregular grid conditions," in *2020 9th International Power Electronics and Motion Control Conference (IPEMC2020-ECCE Asia)*, pp. 1–11, 2020.

[29] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," *IEEE Trans. Power Electron.*, vol. 14, no. 1, pp. 49–61, Jan. 1999.

[30] Dae-Woong Chung and Seung-Ki Sul, "Minimum-loss strategy for three-phase PWM rectifier," *IEEE Transactions on Industrial Electronics*, vol. 46, no. 3, pp. 517–526, 1999.

[31] T. D. Nguyen, J. Hobraiche, N. Patin, G. Friedrich, and J. P. Vilain, "A direct digital technique implementation of general discontinuous pulse width modulation strategy," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4445–4454, Sep. 2011.

[32] J. Xu, J. Han, Y. Wang, S. Habib, and H. Tang, "A novel scalar PWM method to reduce leakage current in three-phase two-level transformerless grid-connected VSIs," *IEEE Trans. Ind. Electron.*, vol. 67, no. 5, pp. 3788–3797, May. 2020.

[33] J. A. Anderson, M. Haider, D. Bortis, J. W. Kolar, M. Kasper, and G. Deboy, "New synergetic control of a 20kw isolated vienna rectifier front-end ev battery charger," in *2019 20th Workshop on Control and Modeling for Power Electronics (COMPEL)*, pp. 1–8, 2019.

[34] Y. Li, J. Schäfer, D. Bortis, J. W. Kolar, and G. Deboy, "Optimal synergetic control of a three-phase two-stage ultra-wide output voltage

range EV battery charger employing a novel hybrid quantum series resonant DC/DC converter," in *2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL)*, pp. 1–11, 2020.

[35] J. W. Kolar and S. D. Round, "Analytical calculation of the rms current stress on the DC-link capacitor of voltage-pwm converter systems," *IEE Proceedings - Electric Power Appl.*, vol. 153, no. 4, pp. 535–543, 2006.

[36] J. Xu, T. B. Soeiro, F. Gao, H. Tang, and P. Bauer, "Minimum switching losses discontinuous pwm strategy for bidirectional single-phase AC-DC converter with active power decoupling circuit," *IEEE Transa. Power Electron.*, vol. 36, no. 5, pp. 6118–6132, 2021.

[37] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "A high-performance generalized discontinuous PWM algorithm," *IEEE Trans. Ind. Appl.*, vol. 34, no. 5, pp. 1059–1071, Sep. 1998.

[38] C. Hou, C. Shih, P. Cheng, and A. M. Hava, "Common-mode voltage reduction pulsewidth modulation techniques for three-phase grid-connected converters," *IEEE Trans. Power Electron.*, vol. 28, no. 4, pp. 1971–1979, 2013.

[39] *Datasheet of C3M0120090J*, CREE Power Applications, Durham, NC, USA, Jan. 2018. [Online]. Available: https://www.wolfspeed.com/media/downloads/834/C3M0120090J.pdf

[40] G. Grandi, J. Loncarski, and O. Dordevic, "Analysis and comparison of peak-to-peak current ripple in two-level and multilevel PWM inverters," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2721–2730, 2015.

[41] K. Jalili and S. Bernet, "Design of LCL filters of active-front-end two-level voltage-source converters," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1674–1689, 2009.

[42] J. Steinke, "Use of an LC filter to achieve a motor-friendly performance of the PWM voltage source inverter," *IEEE Trans. Energy Convers.*, vol. 14, no. 3, pp. 649–654, 1999.

Fei Gao (Member, IEEE) received his Ph.D. degree in Electrical Engineering from the Power Electronics, Machines, and Control (PEMC) Research Group, University of Nottingham, Nottingham, UK, in 2016.

From Mar. 2010 to Sep. 2012, he has worked in Jiangsu Electric Power Research Institute, Nanjing, State Grid Corporation of China. From 2016 to 2019, he has been with Department of Engineering Science, University of Oxford, UK as a postdoctoral researcher. Since July 2019 he joined Shanghai Jiao Tong University as an associate professor. His current research interests include modelling, control, power management and stability of microgrids and more electric transportation systems.

Dr. Gao won the European Union Clean Sky Best PhD Award in 2017 and IET Control & Automation Runner Up PhD Award in 2018.

Yong Wang (Member, IEEE) received Ph.D. degree in power electronics from Zhejiang university, Hangzhou, China, in 2005.

From 2005 to 2008, he was a Senior Researcher in Samsung Advanced Institute of Technology, Suwon, South Korea, working on the fuel cell grid tied inverter. From 2008 to 2010, he was working in Danfoss Solar Inverters, Soenderborg, Denmark, as a power electronics Hardware Engineer. In the year 2010, he joined Shanghai Jiao Tong University, Shanghai, China, where he is currently a Full Professor in the Department of Electrical Engineering. His main research interests include grid-tied inverter technology, high frequency DC-DC converter based on wide bandgap devices applied in EV, and wireless power transfer.

Junzhong Xu (Member, IEEE) was born in Ningbo, China, in 1994. He received the B.S. degree in electrical engineering from Harbin Institute of Technology, Harbin, China, in 2016, and the Ph.D. degree in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 2021.

From Jan. 2020 to Jun. 2021, he was a Visiting Scholar with the DC Systems, Energy Conversion and Storage Group, Delft University of Technology, Delft, The Netherlands. He is currently a Postdoctoral Research Fellow with the Department of Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China. His research interests include advanced control and modulation for power converters.

Houjun Tang received the Ph.D degree in automation from Yamagata University, Yamagata, Japan, in 1997.

He is currently a Full Professor in the Department of Electrical Engineering, Shanghai Jiao Tong university, Shanghai, China. His research interests include wireless power transform, motor drive inverters, and power converters.

Thiago Batista Soeiro (Senior Member, IEEE) received the B.S. (Hons.) and M.S. degrees in electrical engineering from the Federal University of Santa Catarina, Florianopolis, Brazil, in 2004 and 2007, respectively, and the Ph.D. degree from the Swiss Federal Institute of Technology, Zurich, Switzerland, in 2012.

During the masters and Ph.D. studies, he was a Visiting Scholar at the Power Electronics and Energy Research Group, Concordia University, Montreal, QC, Canada, and at the Center for Power Electronics Systems, Blacksburg, VA, USA, respectively. From 2012 to 2013, he was a Senior Engineer at the Power Electronics Institute, the Federal University of Santa Catarina. From 2013 to 2018, he was a Senior Scientist at the Corporate Research Center, ABB Switzerland Ltd. From 2018 to 2021, he was affiliated to the DC Systems, Energy Conversion and Storage Group, Delft University of Technology, Delft, The Netherlands, where he successfully acquired his Tenure academic position and worked as an Associate Professor for high power electronics. Since January 2022 he has been affiliated to the European Space Agency (ESA) at the European Space Research and Technology Centre (ESTEC) in Noordwijk, the Netherlands, where he works on the R&D of power conditioning and distribution units for satellites.

Pavol Bauer (Senior Member, IEEE) is currently a full Professor with the Department of Electrical Sustainable Energy of Delft University of Technology and head of DC Systems, Energy Conversion and Storage group. He received Masters in Electrical Engineering at the Technical University of Kosice ('85), Ph.D. from Delft University of Technology ('95) and title prof. from the president of Czech Republic at the Brno University of Technology (2008) and Delft University of Technology (2016). He published over 72 journal and almost 300 conference papers in my field (with H factor Google scholar 43, Web of science 20), he is an author or co-author of 8 books, holds 4 international patents and organized several tutorials at the international conferences.

He has worked on many projects for industry concerning wind and wave energy, power electronic applications for power systems such as Smarttrafo; HVDC systems, projects for smart cities such as PV charging of electric vehicles, PV and storage integration, contactless charging; and he participated in several Leonardo da Vinci and H2020 EU projects as project partner (ELINA, INETELE, E-Pragmatic) and coordinator (PEMCWebLab.com-Edipe, SustEner, Eranet DCMICRO).

Yang Wu (Student Member, IEEE) received the B.S. degree in electrical engineering and automation from Southeast University, Nanjing, China, in 2017 and the M.Sc. (cum laude) degree in electrical power engineering in 2019 from the Delft University of Technology, Delft, The Netherlands, where he is currently working toward the Ph.D. degree in electrical engineering from DCES Group (dc systems, energy conversion and storage).