

Delft University of Technology

# A BJT-Based Temperature-to-Digital Converter With a 0.25 C 3 \$\sigma\$ -Inaccuracy From-40 C to 180 C Using Heater-Assisted Voltage Calibration

Yousefzadeh, Bahman; Makinwa, Kofi A.A.

DOI 10.1109/JSSC.2019.2953834

**Publication date** 2020 **Document Version** Final published version

Published in IEEE Journal of Solid-State Circuits

# Citation (APA)

Yousefzadeh, B., & Makinwa, K. A. A. (2020). A BJT-Based Temperature-to-Digital Converter With a 0.25 C 3 \$\sigma\$ -Inaccuracy From-40 C to 180 C Using Heater-Assisted Voltage Calibration. *IEEE Journal of Solid-State Circuits*, *55*(2), 369-377. Article 8920095. https://doi.org/10.1109/JSSC.2019.2953834

#### Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

#### Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

# Green Open Access added to TU Delft Institutional Repository

# 'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

# A BJT-Based Temperature-to-Digital Converter With a $\pm 0.25$ °C $3\sigma$ -Inaccuracy From -40 °C to +180 °C Using Heater-Assisted Voltage Calibration

Bahman Yousefzadeh<sup>(D)</sup>, *Member*, *IEEE*, and Kofi A. A. Makinwa<sup>(D)</sup>, *Fellow*, *IEEE* 

Abstract—This article presents a BJT-based temperature-todigital-converter (TDC) that achieves  $\pm 0.25$  °C  $3\sigma$ -inaccuracy from -40 °C to +180 °C after a heater-assisted voltage calibration (HA-VCAL). Its switched-capacitor (SC) ADC employs two sampling capacitors and, thus, the minimum number of critical sampling switches, which minimizes the effects of switch leakage at high temperatures and improves accuracy. The TDC is also equipped with an on-chip heater, with which the sensing BJTs can be rapidly (<0.5 s) heated to about 110 °C. This, in turn, enables VCAL at two different temperatures without the need for a temperature-controlled environment. Realized in a  $0.16\mu$ m standard CMOS, the TDC, including the on-chip heater, occupies 0.15 mm<sup>2</sup> and operates from 1.8 V.

Index Terms—BJT, calibration, heater-assisted, low leakage, on-chip heater, temperature sensor, voltage calibration (VCAL).

#### I. INTRODUCTION

CCURATE temperature sensing at high temperatures (>150 °C) is often required in automotive applications, for instance, in engine or transmission control or the measurement and control of air, gases, and fluids [1], [2]. In such applications, BJT-based sensors are the preferred choice due to their well-known behavior, long-term stability, and high accuracy after a one-point calibration [3]–[7].

At high temperatures, however, exponentially increasing leakage currents can significantly alter the bias currents of the sensing BJTs, leading to temperature-sensing errors. To mitigate such errors, BJT-based sensors have either employed relatively large biasing currents [3], been realized in low-leakage SOI processes [4], [5], or employed leakage compensation schemes [6], [7]. Good accuracy at high temperatures is, thus, achieved at the expense of higher power consumption, complexity, or cost.

Thermal diffusivity (TD) sensors [8] and resistor-based sensors [9] have also demonstrated good accuracy at

Manuscript received August 14, 2019; revised October 1, 2019; accepted November 5, 2019. Date of publication December 3, 2019; date of current version January 28, 2020. This work was supported by the Delft University of Technology and collaboration with NXP semiconductors. This article was approved by Associate Editor Piero Malcovati. (*Corresponding author: Bahman Yousefzadeh.*)

B. Yousefzadeh was with the Department of Microelectronics, Delft University of Technology, 2628 CD Delft, The Netherlands. He is now with NXP Semiconductors, 5656 AE Eindhoven, The Netherlands (e-mail: bahman.yousefzadeh@gmail.com).

K. A. A. Makinwa is with the Department of Microelectronics, Delft University of Technology, 2628 CD Delft, The Netherlands.

Color versions of one or more of the figures in this article are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2953834

high temperatures. Compared to BJT-based sensors, however, the milliwatt-level power dissipation of TD sensors and the two-point calibration required by precision resistor-based temperature-to-digital-converters (TDCs) make them less suitable for automotive applications.

Another drawback of BJT-based temperature sensors is their stress dependence, which increases their inaccuracy after plastic packaging [10], [11]. This then necessitates one- or two-point postpackaging calibration, which is significantly more expensive than wafer-level calibration.

In this article, a precision BJT-based TDC is proposed that can operate up to 180 °C without the aforementioned drawbacks. It employs a switched-capacitor (SC) ADC to sample and digitize the base–emitter voltages of two sensing BJTs. The ADC employs two sampling capacitors and, thus, the minimum number of sampling switches, which mitigates the effect of switch leakage at high temperatures. As a result, the sensing BJTs can be biased at low-current levels, while still obtaining state-of-the-art inaccuracy and power consumption.

The proposed TDC is also equipped with an on-chip heater, with which the sensing BJTs can be rapidly heated. This facilitates a rapid two-point calibration without the need for a temperature-controlled environment. This low-cost heaterassisted voltage calibration (HA-VCAL) can be carried out after plastic packaging to correct for stress-related shifts [10].

This article is organized as follows. Section II describes the TDC's front end and provides some background about both conventional temperature and VCAL methods. Section III then elaborates on the proposed HA-VCAL scheme, the realization of the on-chip heater, and potential error sources. Section IV provides a leakage analysis and presents a detailed description of the operation of the SC-ADC. Section V includes the experimental results, and finally, section VI concludes this article.

#### II. BACKGROUND

#### A. Sensing Front End

Fig. 1 shows the front end of the TDC, which consists of a bipolar core and a bias circuit. As in [10], the bipolar core generates temperature-dependent voltages  $V_{BE}$  (=  $V_{BE2}$ ) and  $\Delta V_{BE}$  (=  $V_{BE2} - V_{BE1}$ ) from two PNPs ( $Q_L$  and  $Q_R$ ), which are biased at a current density ratio of 1 : 5. The required bias currents are generated by the bias circuit with the help of another pair of PNPs ( $Q_{Lb}$  and  $Q_{Rb}$ ), which are also

0018-9200 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



Fig. 1. Sensor front end, which generates  $V_{BE1}$ ,  $V_{BE2}$ , and  $\Delta V_{BE}$ . During VCAL,  $V_{BE2}$  is replaced by an external reference  $V_{ext}$ .

biased at a 1 : 5 current density ratio. An opamp forces the resulting  $\Delta V_{\text{BEb}}$  across a poly resistor  $R_b$ , thus generating a proportional-to-absolute-temperature (PTAT) bias current  $I_b$  (=  $\Delta V_{\text{BEb}}/R_b$ ). A second poly resistor,  $R_\beta$  (=  $R_b/5$ ) cancels the effect of  $\beta$  on  $V_{\text{BE}}$  by making  $I_b$  slightly  $\beta$ -dependent [12], [13].

The opamp employs a folded-cascode topology, which achieves more than 90-dB dc-gain over process and temperature variations. Its offset is mitigated by chopping, while dynamic element matching (DEM) ensures accurate 1 : 5 ratios in both the bias circuit and the bipolar core [14].

#### B. Temperature Calibration

The front end is followed by an ADC that digitizes the temperature-dependent ratio  $X_T = V_{\text{BE}}/\Delta V_{\text{BE}}$ , where  $X_T$  is a nonlinear function of temperature. A linear function of temperature can then be obtained in the digital domain by computing  $\mu_T = \alpha/(\alpha + X_T)$ , where  $\alpha$  (~16) is a calibration parameter [13], [14]. This can then be mapped to degrees Celsius by evaluating  $D_{\text{out}} = A \cdot \mu_T + B$ , where A (~610) and B (~-283) are also the calibration parameters.

The coefficients A, B, and  $\alpha$  can be found by batch calibration, which involves calibrating several TDC samples over the desired temperature range. Due to the PTAT spread of  $V_{\rm BE}$ , however, the resulting inaccuracy of individual samples will still be in the order of several degrees. To obtain higher accuracy,  $V_{\rm BE}$  must be individually trimmed.

Conventionally, the information required to trim  $V_{\text{BE}}$  is determined by temperature calibration. This involves placing the TDC in good thermal contact with a reference temperature sensor. After thermal equilibrium is reached, the die temperature  $T_{\text{die}}$  is known (assuming negligible self-heating), and the output of each sample can then be corrected by applying a PTAT trim to  $V_{\text{BE}}$  [15]. Reaching thermal equilibrium, however, is a slow (minute-long) process, which significantly increases the TDC's production costs.

Although high accuracy (less than 0.1 °C over the military temperature range) can be achieved after the one-point cal-

ibration of ceramic-packaged samples, two-point calibration is required to correct for the non-PTAT errors caused by the packaging stress present in plastic-packaged samples [10], [11]. In other words, the calibration parameters *A* and *B* must be adjusted to preserve accuracy [10], [11]. However, the costs associated with two-point calibration are quite high, especially for packaged devices.

### C. Voltage calibration

VCAL does not require an accurate temperature reference and is, thus, a faster alternative to temperature calibration [16], [17]. Instead,  $T_{die}$  is determined by comparing  $\Delta V_{BE}$ to an external voltage reference  $V_{ext}$ . Experiments show that  $\Delta V_{BE}$  is quite robust to process variations [14] and to the mechanical stress caused by the plastic packaging [10].

VCAL involves two steps. First, the TDC digitizes the ratio  $X_V = V_{\text{ext}}/\Delta V_{\text{BE}}$ , from which  $T_{\text{die}}$  can be estimated with the help of a master curve obtained by a one-time batch calibration. Second, the TDC digitizes the ratio  $X_T = V_{\text{BE}}/\Delta V_{\text{BE}}$ , which corresponds to an untrimmed temperature output. Since both steps are completed in quick succession (within a few hundred milliseconds),  $T_{\text{die}}$  can be assumed to be constant. The output of the TDC can then be corrected by trimming  $V_{\text{BE}}$ .

The accuracy of VCAL relies on the accuracy of  $V_{\text{ext}}$  and  $\Delta V_{\text{BE}}$ . While  $V_{\text{ext}}$  is an external voltage, which can be quite accurately defined, ensuring the accuracy of  $\Delta V_{\text{BE}}$  is more challenging. For two PNPs biased via their emitters

$$\Delta V_{\rm BE} \approx \eta \cdot kT/q \cdot \log(p) + \eta \cdot kT/q \cdot \Delta\beta/\beta^2 + r_S \cdot (p-1) \cdot I_b$$
(1)

where  $\eta$  is the nonideality factor of the PNPs,  $r_s$  is their equivalent series resistance,  $\beta$  is their nominal current gain,  $\Delta\beta$  is the difference in  $\beta$  at the two emitter currents, p is the emitter current ratio, and  $I_b$  is the bias current. In this design, the use of low bias current ( $I_b \approx 160$  nA at 25°C) and DEM to establish the 1:5 ratio is enough to ensure that the equivalent spread in  $\Delta V_{\text{BE}}$  is less than  $\pm 0.15$  °C over different batches [14] and packages [10].

### III. HEATER-ASSISTED VOLTAGE CALIBRATION

#### A. Principle of Operation

Since  $\Delta V_{BE}$  can be used to accurately estimate  $T_{die}$ , VCAL can be carried out at any temperature. The only requirement is that  $T_{die}$  is stable during its two steps. HA-VCAL exploits these features, by using an on-chip heater to rapidly warm up the die to an elevated, but not very well-defined, temperature (see Fig. 2). VCAL can then be carried out at two temperatures: at room temperature ( $T_1$ ) and at this elevated temperature ( $T_2$ ).

Initially, the heater is OFF, and  $T_{\text{die}} = T_1$ . The TDC then outputs  $T_{1V}$  and  $T_{1T}$ , where  $T_{1V}$  is the estimated die temperature obtained from  $X_V = V_{\text{ext}}/\Delta V_{\text{BE}}$ , and  $T_{1T}$  is the untrimmed output temperature derived from  $X_T = V_{\text{BE}}/\Delta V_{\text{BE}}$ . This set of values  $(T_{1T}, T_{1V})$  is similar to that obtained during conventional VCAL. The heater is then turned on, thus elevating  $T_{\text{die}}$  to  $T_2$ , after which the TDC outputs  $T_{2V}$  and



Fig. 2. HA-VCAL. The on-chip heater heats up the temperature-sensitive elements, and VCAL is repeated at two temperatures: room temperature and elevated temperature.

 $T_{2T}$ . The two sets of values  $(T_{1V}, T_{1T})$  and  $(T_{2V}, T_{2T})$  can then be used to perform a two-point calibration.

Due to the thermal time constants of the die and package, the transient in  $T_{\text{die}}$  caused by turning on the heater takes several minutes to fully settle [see Fig. 3 (top)]. Rather than waiting for this, a first-order interpolation scheme is used to ensure that  $T_{\text{die}}$  is effectively the same during both steps of VCAL. This involves averaging the value of  $T_V$  before  $(T_{VB})$ and, after  $(T_{VA})$ , the  $T_T$  conversion [see Fig. 3 (top)]. For consistency, this is done during both phases of HA-VCAL.

Fig. 3 (bottom) shows the difference between the measured  $T_V$  and its interpolated value  $0.5 \cdot (T_{VA} + T_{VB})$  during a heating transient. It can be seen that the error after interpolation reaches the noise level in less than 0.5 s, even as the die-temperature changes from ~25 °C to ~90 °C. HA-VCAL, therefore, can be reliably carried out in less than a second.

#### B. On-Chip Heater

In order to perform the HA-VCAL, it is sufficient to heat just the temperature-sensitive elements of the TDC: the four PNPs ( $Q_R$ ,  $Q_L$ ,  $Q_{Rb}$ , and  $Q_{Lb}$ ) and the two poly resistors ( $R_b$  and  $R_\beta$ ). As a result, the required heater can be quite small, saving both power and area. To be as close as possible to the PNPs and the poly resistors, the heater is realized in Metal-2 [see Fig. 4 (top)], with Metal-1 being reserved for local routing.

In [18], four on-chip heaters were used to calibrate a frequency reference. To minimize on-chip temperature gradients, the heaters were placed far away from the circuits being calibrated, and a heat-spreading metal layer was applied to the bottom of the die during a postfabrication step. In this article, instead of attempting to heat the die uniformly, a single heater is used to create a hotspot directly above the circuit to be calibrated. As a result, only a small volume of silicon needs to be heated, resulting in much faster calibration and obviating the need for an additional heat-spreading metal layer.



Fig. 3. Measured die temperature taken from [10]. Top: temperature of PNPs when the on-chip heater is pulsed. Bottom: measured interpolation error.



Fig. 4. Top: serpentine-shaped Metal-2 heater and the simulated temperature gradient using COMSOL. Middle: temperature gradient on the silicon surface under the heater. Bottom: gradient-insensitive layout.

However, without any special measures, large temperature gradients will be created under the heater. These could cause significant temperature differences between  $Q_L$  and  $Q_R$ , causing errors in  $\Delta V_{BE}$  and, thus, errors in both  $T_{2V}$  and  $T_{2T}$ . Similarly, the temperature difference between the poly resistors and the PNPs or between  $Q_{Lb}$  and  $Q_{Rb}$  could cause errors in the bias current and, thus, errors in  $V_{BE}$  and, finally, errors in  $T_{2T}$ . Temperature differences between the PNPs of the bias circuit and the bipolar core could also cause errors in the  $\beta$ -compensation, again causing errors in  $V_{BE}$  and, hence, in  $T_{2T}$ .

Fig. 4 shows the results of a COMSOL simulation of a serpentine heater in Metal-2 that dissipates 0.5 W. Large temperature gradients can be seen in the heater and on the silicon substrate under the heater. There is also a significant vertical gradient between the heater and the silicon substrate.

To mitigate the effect of such gradients, the sensitive elements of the TDC are placed in a small (0.002 mm<sup>2</sup>) area under the much larger heater (0.017 mm<sup>2</sup>). In addition, a gradient-insensitive layout is used [see Fig. 4 (bottom)]. Each PNP is split into two halves and placed in a common-centroid manner around the heater's symmetry axes [see Fig. 4 (bottom)]. Similarly, all top-level metal routings above the heater were done symmetrically with respect to its axes of symmetry.

The resistors  $R_b$  and  $R_\beta$  are located around the PNPs and are, thus, further away from the heaters centroid. Being implemented in Poly, however, they are actually closer to the Metal-2 heater than the PNPs. These two effects partially counteract each other and help reduce the temperature difference between the PNPs and the resistors. Simulations show that their average temperature difference is ~7 °C. Given the low-temperature coefficient of the resistors, this results in a 0.2% error in their resistance, which corresponds to a negligible error of 45 m°C in  $T_{2T}$ .

#### C. Local Heating Versus Uniform Heating

In normal operation, the TDC is uniformly heated by changes in ambient temperature. During HA-VCAL, however, it is heated locally. In this case, the area directly under the heater will be significantly hotter than the rest of the TDC, i.e., the front end and the ADC. To prevent calibration errors, the performance of this circuitry should be the same during both modes of operation.

Temperature-dependent errors in the front end, such as opamp offset and current ratio mismatch, are mitigated by the use of chopping and DEM. Similarly, ADC errors, such as offset and gain error, are mitigated by the use of correlated-double sampling, system-level chopping, and DEM. These techniques make the front end and the ADC insensitive to temperature gradients. As a result, their performance is essentially the same during both local and uniform heating.

However, the leakage current of the ADC's sampling switches increases exponentially with temperature. Compared to normal operation, the temperature gradients created with HA-VCAL will then cause different levels of leakage current, which could be a potential source of calibration errors.

One way to avoid such errors is to also place the sampling switches under the heater. However, this would require a significant increase in the area of the uniformly heated zone under the heater and, thus, to a significantly larger heater. A better solution is to use circuit techniques to make switch leakage negligible compared to the bias currents of the critical PNPs.

#### IV. LOW-LEAKAGE READ-OUT CIRCUIT

#### A. Switch Leakage

Fig. 5 (left) shows a simplified diagram of the sampling network of the SC-ADC used in the TDC. Switch leakage



Fig. 5. Left: switch leakage causes  $V_S$  to be different from  $V_{\text{BE}}$ .  $I_{L1}$  flows through the reverse diodes of the switches.  $I_{L2}$  flows through the OFF-resistance of the switches. Right: low-leakage switch adapted from [19].



Fig. 6. Charge-balancing scheme in the modulator. The modulator outputs  $Y_T$  in the normal mode and  $Y_V$  in the VCAL mode.

will alter the PNP's bias current and, thus, cause errors in  $V_{\text{BE}}$ . Furthermore, errors in the sampled voltage  $V_S$  will be caused by leakage current flowing through the ON-resistance  $R_{\text{ON}}$  of the switch. There are two components of leakage current:  $I_{L1}$  and  $I_{L2}$ . The former is associated with the reversebiased junctions between the substrate and the source and drain of the sampling switch, while the latter is the current that flows through the OFF-resistance  $R_{\text{OFF}}$  of any other switches connected to  $C_S$ . The sampling error in  $V_S$  due to  $I_{L1}$  is directly proportional to the total number of switches connected to the BJTs, while the sampling errors due to  $I_{L2}$  are a function of  $R_{\text{ON}}/(N \cdot R_{\text{OFF}})$ , where N is the number of "OFF" switches involved.

In previous work [10], HA-VCAL was applied to a TDC based on a zoom ADC [11]. Its sampling network consisted of a capacitor array with 64 unit elements, each of which could be connected to  $V_{BE1}$ ,  $V_{BE2}$ , or  $V_{ext}$  via three sampling switches. The switches enabled the application of DEM to the capacitor array, thus significantly mitigating the effect of capacitor mismatch, but resulting in a total of 192 sampling switches. Their leakage led to a small systematic error after HA-VCAL.

As shown in Fig. 7, the proposed ADC uses only two sampling capacitors, which then requires ten switches to



Fig. 7. Left: low-leakage ADC. Right: timing diagram.

sample  $V_{\text{BE1}}$ ,  $V_{\text{BE2}}$ , and gnd, as well as to differentially sample  $V_{\text{extn}}$  via  $V_{\text{extn}}$  and  $V_{\text{extp}}$ . Compared to the 192 switches used in [10], the substantial reduction in the number of switches proportionally reduces the effect of switch leakage. Furthermore, as shown in Fig. 5 (right), the effective OFF-resistance of each switch was increased by adopting a T-configuration [19]. This consists of two NMOSFETs in series with a PMOSFET that biases the central node to  $V_{\text{DD}}/2$  when the switch is OFF. As a result, one of the two NMOSFETs is always in the deep cutoff region. As will be shown in the following, the proposed low-leakage ADC enables a higher accuracy at high temperatures, as well as a more robust HA-VCAL.

#### B. Charge-Balancing Scheme in the Low-Leakage ADC

Using two sampling capacitors in the proposed ADC requires a different charge-balancing scheme than that of the zoom ADC. Similar to [20], the ADC digitizes the ratio  $Y_T = 3 \cdot \Delta V_{\text{BE}}/V_{\text{BE2}}$ , which varies from 0.15 to 0.72 as  $T_{\text{die}}$  varies from -40 °C to +180 °C. The factor of 3 was chosen to maximize the ADC's dynamic range in this temperature range.

In each cycle of the modulator, the first stage integrates a charge proportional to  $3 \cdot \Delta V_{BE}$  when bs = 0 or a charge proportional to  $3 \cdot (\Delta V_{BE} - V_{BE2})$  when bs = 1. This results in the desired decimated value:  $Y_T = 3 \cdot \Delta V_{BE}/V_{BE2}$ . As shown in Fig. 6, this charge-balancing scheme is equivalent to setting the ADC's input to  $3 \cdot V_{BE2}$  and then straddling it with two temperature-dependent references  $3 \cdot V_{BE1}$  and  $3 \cdot V_{BE1} + V_{BE2}$ .

During VCAL,  $V_{\text{BE2}}$  is replaced by  $V_{\text{ext}}$ . The ADC then outputs  $Y_V = 3 \cdot \Delta V_{\text{BE}}/V_{\text{ext}}$ , which varies from 0.15 to 0.33 (for  $V_{\text{ext}} \sim 0.65$  V) over the operating temperature range. The factor 3 is maintained for simplicity even though it does not optimize the ADC's dynamic range.

Compared to the previous zoom ADC [10], the proposed low-leakage ADC requires much simpler control logic, as the modulator is not preceded by an SAR conversion. Also, since the same capacitors sample  $\Delta V_{BE}$  and  $V_{BE}$ , there is no need for DEM and the associated logic. However, the maximum loop-filter input is now  $3 \cdot (\Delta V_{BE} - V_{BE2})$ , which is much larger

than  $2 \cdot \Delta V_{BE}$  of the zoom ADC [11]. In order to handle this extra swing with the same current-reuse OTAs used in [14], the first integrator's capacitor was simply increased, to 710 fF, i.e., by about  $4 \times$ .

ወ

Φ

 $-\Delta V_{BE} \Delta V_{BE}$ 

 $0.5V_{D}$ 

cycle =1, bs =1

 $\Phi_2$ 

 $\Phi_2$ 

 $(-V_{BE}+\Delta V_{BE})/2$ 

Φ

 $\Phi_2$ 

0.5Vc

cycle =2, bs =1

#### C. Sampling Scheme in the Low-Leakage ADC

 $\Phi_1$ 

 $\Phi_2$ 

**Φ**″<sub>1</sub>

Φ"2

 $\Phi_{eval}$ 

VΣΔ

**V**о1,СМ

 $\Sigma\Delta_{cycle}$ 

 $\Phi_1$ 

 $\Delta V_{\rm B}$ 

In order to implement the gain factor (3) required by the charge-balancing scheme, the low-leakage ADC samples  $\Delta V_{\text{BE}}$ ,  $V_{\text{BE}}$ , or  $V_{\text{ext}}$  multiple times. As shown in Fig. 7 (right), the first integrator uses four nonoverlapping clock phases  $\phi_1$ and  $\phi_2$  to sample and transfer the required charge to the integration capacitor  $C_{I1}$ . During the fourth phase, the output voltage of the first stage is sampled by the second-stage integrator during  $\phi_1''$  and then accumulated during  $\phi_2''$  to realize a one-cycle integration delay. The output voltages of the two stages are then summed by an SC-adder and evaluated by the comparator (triggered by  $\phi_{\text{eval}}$ ) to generate the output bitstream (bs). The sampling capacitor  $C_{S1}$  is 125 fF, and each sampling phase takes 1.25  $\mu$ s, resulting in a 5  $\mu$ s  $\Sigma\Delta$  cycle.

The differential input voltage  $V_{\Sigma\Delta}$  of the modulator is shown in Fig. 7 (right) for the case when bs = 1. The input switches then realize the charge-balancing scheme by applying the following sequence of voltages to  $V_{\Sigma\Delta}$ :  $+\Delta V_{BE}$ ,  $-\Delta V_{BE}$ ,  $+\Delta V_{BE}$ , and  $+V_{BE}$ . This sequence, however, also has a CM component equal to  $(-V_{BE} + \Delta V_{BE})/2$ , which will also be integrated. Although this component will initially be suppressed by the integrators CMFB circuit, it is cumulative and may eventually cause the first OTA to clip.

To prevent this, as in [21], the CM component is inverted each time the bs = 1 state occurs. This involves applying toggling between the  $V_{\Sigma\Delta}$  sequence described above and the following sequence:  $+\Delta V_{BE}$ ,  $-\Delta V_{BE}$ ,  $-V_{BE2}$ , and  $+\Delta V_{BE}$ . This results in the same differential voltage but inverts its CM component, thus driving the integrated CM shift back to zero. Similarly, when bs = 0, the  $V_{\Sigma\Delta}$  sequence is toggled between  $+\Delta V_{BE}$ ,  $-\Delta V_{BE}$ ,  $+\Delta V_{BE}$ , and 0 and  $+\Delta V_{BE}$ ,  $-\Delta V_{BE}$ , 0, and  $-\Delta V_{BE}$ , respectively.

To suppress the residual offset of the first integrator, as well as the mismatch of the two sampling capacitors, the ADC also employs system-level chopping. This is implemented by

 $\Phi_2$ 

 $\Phi_2$ 

 $-\Delta V_{\rm P}$ 

 $(+V_{BE}-\Delta V_{BE})/2$ 



Fig. 8. Chip micrograph.



Fig. 9. TDC's (left) power and (right) area breakdown.



chopping  $V_{\Sigma\Delta}$  and digitally inverting the bitstream polarity. The ADC's final output is then the average of two subconversions, each made with a different polarity of the system-level choppers.

In the proposed ADC, the time allocated to  $\Delta V_{BE}$  sampling is the same as that allocated to  $V_{BE}$  sampling. Since  $\Delta V_{BE}$  is significantly smaller than  $V_{BE}$  (about 16× smaller at 25 °C), this means that too much time is allocated for  $\Delta V_{BE}$  sampling. This, in turn, results in a significant loss of energy efficiency. As in [22], a better approach would be to use different settling times for  $\Delta V_{BE}$  and  $V_{BE}$ , at the expense of a more complex clock generator.

#### V. EXPERIMENTAL RESULTS

The TDC is realized in a 0.16- $\mu$ m standard CMOS process and occupies 0.15 mm<sup>2</sup> (see Fig. 8). The TDC circuitry occupies 0.05 mm<sup>2</sup>; a breakdown is provided in Fig. 9. The onchip heater occupies 0.017 mm<sup>2</sup>, which corresponds to 11% of the total occupied area. When supplied from a nominal 1.8 V, the TDC draws 5.41  $\mu$ A; the bias currents make up 38%, the bias opamp consumes 19%, and the first- and second-stage integrators and the comparator consume 21%, 14%, and 8%, respectively. For flexibility, the calibration logic and decimation filter are realized off-chip. The TDC achieves a thermal-noise limited resolution of 23 mk (rms), in a 20-ms conversion time. This corresponds to a resolution FoM of 103 pJK<sup>2</sup>.

To evaluate the TDC's accuracy, 24 samples from one wafer were packaged in ceramic (DIL-28) and then characterized from -40 °C to +180 °C in a climate chamber. As shown in Fig. 10 (top), the TDC achieves  $\pm 0.45$  °C ( $3\sigma$ ) inaccuracy after batch calibration. This improves to  $\pm 0.2$  °C [see Fig. 10

Fig. 10. Measured inaccuracy of 24 TDC samples. Top: untrimmed. Bottom: after temperature calibration and trimming at room temperature.

(bottom)] after temperature calibration at room temperature followed by a PTAT trim. Note that no systematic nonlinearity correction is applied.

Table I summarizes the TDC's main characteristics and compares it with [3] and [10], which are both based on zoom ADCs and other high-temperature CMOS TDCs. Although not as energy efficient as the zoom ADC-based designs, its relative inaccuracy is comparable to [10] and  $2 \times$  better than [3]. With the exception of [10], it also consumes significantly less power than the other designs.

#### A. Heater Operation

Since the resistance of the heater has a significant TC (~0.3%/°C), the temperature of the heater can be accurately determined by measuring its resistance. This was calibrated in a climate chamber and found to vary from about 18  $\Omega$  at 25 °C to about 27  $\Omega$  at 180 °C. The on-chip Kelvin contacts were used to exclude the series resistances introduced by the bonding wires, PCB traces, and external switches. Similarly,  $\Delta V_{\text{BE}}$  was voltage calibrated to determine the exact temperature of the PNPs.

Fig. 11 shows the measured response of the PNPs and the heater when a 5.3-V pulse is applied to the heater. Both the heater and the TDC are clocked by an FPGA, allowing their operation to be accurately synchronized. Initially, the temperature of the heater rapidly rises from  $\sim 25$  °C to  $\sim 170$  °C. The temperature of the PNPs also changes rapidly but only reaches a maximum of  $\sim 90$  °C since they are separated

TABLE I
PERFORMANCE SUMMARY AND COMPARISON WITH OTHER HIGH-TEMPERATURE CMOS TDCs

Item	This work		[10]	[3]	[5]	[8]	[9]
Sensor type	BJT		BJT	BJT	BJT	TD <sup>a</sup>	Resistor
Technology $(\mu m)$	CMOS (0.16)		CMOS (0.16)	CMOS (0.16)	CMOS SOI (1)	BiCMOS SOI (0.5)	CMOS (0.18)
Temperature range (°C)	-40 to 180		-55 to 125	-55 to 200	25 to 225	-70 to 200	-40 to 180
Inaccuracy (°C)	$\pm 0.2 (3\sigma)$	$\pm 0.25 (3\sigma)$	$\pm 0.1 (3\sigma)$	$\pm 0.4 (3\sigma)$	±1.6 <sup>b</sup>	$\pm 0.4 (3\sigma)$	$\pm 0.11 (3\sigma)$
Relative inaccuracy (%)	0.18	0.23	0.11	0.31	1.6	0.30	0.10
Calibration (points)	Temp (1)	HA-VCAL (2)	Temp (1)	Temp (1)	Temp (1)	Temp (1)	Temp (2)
Power $(\mu W)$	9.75		6.9	35	90	2600	52
Area $(mm^2)$	0.15		0.17	0.1	0.41	1	0.12
Resolution $(mK)$	23		7.5	20	200 <sup>c</sup>	75	0.46
Conversion time $(ms)$	20		20	4.2	100	1430	10
FoM $(pJK^2)^{d}$	103		7.8	59	$40 \times 10^{3}$	$21 \times 10^{6}$	0.11
Samples	24		20	16	7	12	20

<sup>*a*</sup>Thermal diffusivity. <sup>*b*</sup>Worst case. <sup>*d*</sup>(Energy per conversion)×(resolution<sup>2</sup>). <sup>c</sup>Calculated based on the reported 10-bit counter.



Fig. 11. Measured temperature of the PNPs, and the on-chip heater, in a thermal transient.

from the heater by insulating layers of oxide. The initial rapid rise in temperature is followed by a slow settling phase, which is mainly due to the large thermal time constant of the package.

The temperature difference between the poly resistors and the PNPs can be estimated by assuming that the temperature difference ( $\sim$ 80 °C) between the PNPs and the heater is uniformly distributed over the oxide layers between them. Using the layer thicknesses given in the technology datasheet, the estimated poly-PNP temperature difference is  $\sim$ 9.3 °C, in reasonable agreement with the COMSOL simulations.

#### B. Local Heating Versus Uniform Heating

An experiment was carried out to verify that the output of the TDC during local heating is well correlated with its output during uniform heating. In other words, to verify that local heating no longer causes the systematic calibration error observed in [10]. First, both temperature calibration and VCAL were performed on a TDC, while it was uniformly heated in a climate chamber. The resulting outputs,  $T_T$  and  $T_V$ , respectively, were then used to obtain master curves. These curves were then used to determine the temperature of the TDC during HA-VCAL. As shown in Fig. 12 (bottom), there



Fig. 12. Voltage calibrated  $T_V$  and temperature calibrated  $T_T$  outputs of TDCs during a transient heating. Top: based on a zoom ADC. Bottom: based on the proposed low-leakage ADC.

is an excellent agreement between the two curves (mainly limited by the TDCs own noise). In contrast, a systematic error of about 1.4 °C can be seen in the results obtained with the TDC of [10]. This demonstrates the effectiveness of the proposed ADC in mitigating front-end errors due to switch leakage.

#### C. Conventional VCAL Versus HA-VCAL

The ultimate accuracy of HA-VCAL is limited by the spread in  $T_V$  above room temperature. Fig. 13 (top) shows the spread in  $T_V$  from 10 °C to 130 °C.



Fig. 13. TDC inaccuracy using conventional VCAL. Top: inaccuracy of  $T_V$  obtained from  $\Delta V_{BE}$  measurement. Bottom: VCAL at room temperature.

As shown in Fig. 13 (bottom), after VCAL at ~25 °C, the TDC achieves  $\pm 0.3$  °C ( $3\sigma$ ) inaccuracy from -40 °C to +180 °C. This improves to  $\pm 0.25$  °C after HA-VCAL at  $T_1 \sim 25$  °C and  $T_2 \sim 110$  °C, as shown in Fig. 14 (top). Further increases in  $T_2$ , which would be expected to result in even higher accuracy, were limited by the heater's maximum current-handling capability.

To further verify the robustness of HA-VCAL, two-point VCAL was performed by uniformly heating the same TDC samples in a climate chamber. Fig. 14 (bottom) shows the results, where  $T_1$  and  $T_2$  are the same as in Fig. 14 (top). This results in an inaccuracy of  $\pm 0.2$  °C ( $3\sigma$ ), which is slightly better than those obtained with HA-VCAL. However, this comes at the expense of significantly more calibration time: tens of minutes versus 0.5 s for HA-VACL.

### D. Post Package HA-VCAL

HA-VCAL can also be used to correct for the non-PTAT shift in  $V_{BE}$  caused by packaging stress [23]–[25]. This shift depends on the location of the sensing PNPs on the die, as well as on the package type and size. For a given package, this can be mitigated with the help of package-specific calibration parameters, obtained by batch calibration. Higher accuracy can be achieved with two-point temperature calibration at the expense of increased cost. HA-VCAL is a low-cost alternative since it can be applied to any package and does not require a temperature-controlled environment. This has been demonstrated in [10], where HA-VCAL was used to obtain similar accuracy in both plastic (SO-20) and ceramic packaged (DIL-20) TDCs.



Fig. 14. TDCs inaccuracy after using heater-assisted two-point VCAL. Top: using the on-chip heater. Bottom: using a climate chamber.

#### VI. CONCLUSION

A TDC that operates up to +180 °C, while achieving state-of-the-art inaccuracy ( $\pm 0.2$  °C ( $3\sigma$ ), 24 samples) and power consumption (9.75  $\mu$ W), has been presented. It employs an SC-ADC based on two sampling capacitors, substantially reducing the number of switches, and, hence, the associated high-temperature leakage currents in its analog front end. The TDC is also equipped with an on-chip heater, which is used to implement HA-VCAL. This enables rapid two-point calibration with purely electrical measurements. Although somewhat less accurate than temperature calibration [ $\pm 0.25$  °C ( $3\sigma$ )], it is much faster and cost efficient since it can be carried out within 0.5 s without the need for a temperature-stabilized environment.

#### ACKNOWLEDGMENT

The authors would like to thank NXP Semiconductors for chip fabrication and R. Van Veldhoven, S. Xia, and B. Buter for their help and support of this work.

#### REFERENCES

- [1] W. J. Fleming, "Overview of automotive sensors," *IEEE Sensors J.*, vol. 1, no. 4, pp. 296–308, Dec. 2001.
- [2] R. W. Johnson, J. L. Evans, P. Jacobsen, J. R. R. Thompson, and M. Christopher, "The changing automotive environment: Hightemperature electronics," *IEEE Trans. Electron. Packag. Manuf.*, vol. 27, no. 3, pp. 164–176, Jul. 2004.
- [3] K. Souri, K. Souri, and K. Makinwa, "A 40  $\mu$ W CMOS temperature sensor with an inaccuracy of  $\pm 0.4^{\circ}$ C ( $3\sigma$ ) from  $-55^{\circ}$ C to 200°C," in *Proc. ESSCIRC*, Sep. 2013, pp. 221–224.
- [4] B. Rue and D. Flandre, "A SOI CMOS smart high-temperature sensor," in Proc. IEEE Int. SOI Conf., Oct. 2007, pp. 111–112.

- [5] J. Pathrose, C. Liu, K. T. C. Chai, and Y. P. Xu, "A time-domain band-gap temperature sensor in SOI CMOS for high-temperature applications," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 5, pp. 436–440, May 2015.
- [6] K. Mizuno, N. Ohta, F. Kitagawa, and H. Nagase, "Analog CMOS integrated circuits for high-temperature operation with leakage current compensation," in *Proc. 4th Int. High Temp. Electron. Conf. (HITEC)*, Jun. 1998, pp. 41–44.
- [7] J. Nilsson, J. Borg, and J. Johansson, "Leakage current compensation for a 450 nW, high-temperature, bandgap temperature sensor," in *Proc.* 22nd Int. Conf. Mixed Design Integr. Circuits Syst. (MIXDES), Jun. 2015, pp. 343–347.
- [8] C. van Vroonhoven, D. D'Aquino, and K. Makinwa, "A ±0.4°C (3σ) -70°C to 200°C time-domain temperature sensor based on heat diffusion in Si and SiO<sub>2</sub>," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2012, pp. 204–206.
- [9] S. Pan, C. Gürleyük, M. F. Pimenta, and K. A. A. Makinwa, "A 0.12mm<sup>2</sup> wien-bridge temperature sensor with 0.1°C (3σ) inaccuracy from -40°C to 180°C," in *IEEE Int. Solid-State Circuits Conf.* (*ISSCC*) Dig. Tech. Papers, Feb. 2019, pp. 184–186.
- [10] B. Yousefzadeh and K. A. A. Makinwa, "A BJT-based temperature sensor with a packaging-robust inaccuracy of ±0.3°C (3σ) from -55°C to +125°C after heater-assisted voltage calibration," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 162–163.
- [11] K. Souri, Y. Chae, and K. Makinwa, "A CMOS temperature sensor with a voltage-calibrated inaccuracy of  $\pm 0.15^{\circ}$ C ( $3\sigma$ ) from  $-55^{\circ}$ C to  $125^{\circ}$ C," *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 292–301, Jan. 2013.
- [12] M. Pertijs and J. Huijsing, "Bias circuits," U.S. Patent 7,446,598 B2, Nov. 4, 2008.
- [13] M. A. P. Pertijs, K. A. A. Makinwa, and J. H. Huijsing, "A CMOS smart temperature sensor with a  $3\sigma$  inaccuracy of  $\pm 0.1^{\circ}$ C from  $-55^{\circ}$ C to  $125^{\circ}$ C," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2805–2815, Dec. 2005.
- [14] B. Yousefzadeh, S. H. Shalmany, and K. A. A. Makinwa, "A BJT-based temperature-to-digital converter with  $\pm 60 \text{ mK} (3\sigma)$  inaccuracy from  $-55^{\circ}$ C to  $125^{\circ}$ C in 0.16- $\mu$ m CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 1044–1052, Apr. 2017.
- [15] M. A. P. Pertijs and J. Huijsing, *Precision Temperature Sensors in CMOS Technology*. Dordrecht, The Netherlands: Springer, 2006.
- [16] M. Pertijs and J. Huijsing, "Digital temperature sensors and calibration thereof," U.S. Patent 7,674,035 B2, Mar. 9, 2010.
- [17] M. A. P. Pertijs, A. L. Aita, K. A. A. Makinwa, and J. H. Huijsing, "Low-cost calibration techniques for smart temperature sensors," *IEEE Sensors J.*, vol. 10, no. 6, pp. 1098–1105, Jun. 2010.
- [18] Y. Satoh, H. Kobayashi, T. Miyaba, and S. Kousai, "A 2.9mW, +/- 85ppm accuracy reference clock generator based on RC oscillator with on-chip temperature calibration," in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2014, pp. 1–2.
- [19] K. Ishida, K. Kanda, A. Tamtrakarn, H. Kawaguchi, and T. Sakurai, "Managing leakage in charge-based analog circuits with low-V<sub>TH</sub> transistors by analog T-switch (AT-switch) and super cut-off CMOS," in *IEEE Symp. VLSI Dig. Tech. Papers*, Jun. 2005, pp. 122–125.
- [20] Z. Tang, Y. Fang, X.-P. Yu, Z. Shi, and N. Tan, "A CMOS temperature sensor with versatile readout scheme and high accuracy for multi-sensor systems," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 11, pp. 3821–3829, Nov. 2018.
- [21] F. Sebastiano, L. J. Breems, K. A. A. Makinwa, S. Drago, D. M. W. Leenaerts, and B. Nauta, "A 1.2-V  $10-\mu$ W NPN-based temperature sensor in 65-nm CMOS with an inaccuracy of  $0.2^{\circ}$ C ( $3\sigma$ ) from  $-70^{\circ}$ C to  $125^{\circ}$ C," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2591–2601, Dec. 2010.
- [22] S. Zaliasl *et al.*, "A 3 ppm 1.5×0.8 mm<sup>2</sup> 1.0 μA 32.768 kHz MEMS-based oscillator," *IEEE J. Solid-State Circuits*, vol. 50, no. 1, pp. 291–302, Jan. 2015.

- [23] B. Abesingha, G. A. Rincon-Mora, and D. Briggs, "Voltage shift in plastic-packaged bandgap references," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 49, no. 10, pp. 681–685, Oct. 2002.
- [24] G. Ge, C. Zhang, G. Hoogzaad, and K. A. A. Makinwa, "A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from -40°C to 125°C," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2693–2701, Nov. 2011.
- [25] M. Motz, U. Ausserlechner, and M. Holliber, "Compensation of mechanical stress-induced drift of bandgap references with on-chip stress sensor," *IEEE Sensors J.*, vol. 15, no. 9, pp. 5115–5121, Sep. 2015.



Bahman Yousefzadeh (S'16–M'19) received the B.Sc. degree in electrical engineering from Shahid Chamran University, Ahvaz, Iran, in 2009, and the M.Sc. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2011. He is currently pursuing the Ph.D. degree with the Delft University of Technology, Delft, The Netherlands in collaboration with NXP Semiconductors, Eindhoven, The Netherlands, with a focus on low-cost CMOS temperature sensors.

In 2019, he joined NXP Semiconductors. His research interests include precision analog circuits, sensor interfaces, and oversampled data converters.

Mr. Yousefzadeh was a recipient of the Best Student Paper Award at the 2016 Symposium on VLSI Circuits and the 2016 Analog Devices Outstanding Student Designer Award. He has served as a Reviewer for the IEEE JOURNAL OF SOLID-STATE CIRCUITS and the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I AND II.



Kofi A. A. Makinwa (M'97–SM'05–F'11) received the B.Sc. and M.Sc. degrees from Obafemi Awolowo University, Ife, Nigeria, in 1985 and 1988, respectively, the M.E.E. degree from the Philips International Institute, Eindhoven, The Netherlands, in 1989, and the Ph.D. degree from Delft University of Technology, Delft, The Netherlands, in 2004.

From 1989 to 1999, he was a Research Scientist with Philips Research Laboratories, Eindhoven, where he worked on interactive displays and digital recording systems. In 1999, he joined the Delft

University of Technology, where he is currently an Antoni van Leeuwenhoek Professor and the Head of the Microelectronics Department. His research interests include the design of mixed-signal circuits, sensor interfaces, and smart sensors. This has led to 16 books, over 250 technical articles, and over 30 patents.

Dr. Makinwa is also a member of the Royal Netherlands Academy of Arts and Sciences. He is an ISSCC Top-10 Contributor. He was a corecipient of 15 Best Paper Awards from the JSSC, ISSCC, VLSI, 2016 European Solid State Circuit Conference (ESSCIRC), Lausanne, Switzerland, and *Transducers*, among others. He has been on the program committees of several IEEE conferences and has served the Solid-State Circuits Society as a Distinguished Lecturer and as an elected member of its Adcom. He is also the Analog Subcommittee Chair of the ISSCC, a member of the Editorial Board of the PROCEEDINGS OF THE IEEE, and a Co-Organizer of the Advances in Analog Circuit Design workshop and the Sensor Interfaces Meeting.