

Influence of Control and Limiter Schemes on Sequence-Domain Fault Models of Grid-Forming Inverter-Interfaced Distributed Generators

Chakraborty, Soham; Das, Sarasij; Singh, Utkarsh; Lekic, Aleksandra; Singh, Ravi; Chavez, Jose de Jesus; Popov, Marjan

DOI

[10.1109/TPWRD.2025.3540446](https://doi.org/10.1109/TPWRD.2025.3540446)

Publication date

2025

Document Version

Final published version

Published in

IEEE Transactions on Power Delivery

Citation (APA)

Chakraborty, S., Das, S., Singh, U., Lekic, A., Singh, R., Chavez, J. D. J., & Popov, M. (2025). Influence of Control and Limiter Schemes on Sequence-Domain Fault Models of Grid-Forming Inverter-Interfaced Distributed Generators. *IEEE Transactions on Power Delivery*, 40(2), 1040-1053. <https://doi.org/10.1109/TPWRD.2025.3540446>

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository

'You share, we take care!' - Taverne project

<https://www.openaccess.nl/en/you-share-we-take-care>

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

Influence of Control and Limiter Schemes on Sequence-Domain Fault Models of Grid-Forming Inverter-Interfaced Distributed Generators

Soham Chakraborty ¹, Member, IEEE, Sarasij Das ², Senior Member, IEEE, Utkarsh Singh ³, Aleksandra Lekić ⁴, Senior Member, IEEE, Ravi Singh, Jose de Jesus Chavez ⁵, Senior Member, IEEE, and Marjan Popov ⁶, Fellow, IEEE

Abstract—Unlike synchronous generators, the fault response of grid-forming (GFM) inverter-interfaced distributed generators (IIDGs) is notably governed by the selection of control and current limiting strategies rather than inherent physical traits. While recent research has focused on the sequence domain fault model of GFM IIDGs, a research gap exists in elucidating the influence of control and current limiting schemes on this model's characteristics. This article aims to fill this void by examining how different control and current limiting schemes influence the positive and negative sequence impedances in the phasor-domain fault model of GFM IIDGs. This investigation encompasses droop-based, virtual synchronous machine-based, and virtual oscillator-based reference generation controls alongside rotating and stationary reference-frame-based voltage controls. Furthermore, saturation-based, latching-based, circular and virtual impedance-based current limiting schemes are analyzed. To achieve this goal, a thorough numerical simulation study is conducted. Findings indicate that outer reference generation controls exhibit minimal impact. Conversely, the choice of voltage control and various current limiting schemes emerge as the predominant factors shaping the sequence models of GFM IIDGs. These analyses and results are instrumental in devising reliable protection strategies within inverter-based grids, as a comprehensive understanding of electrical elements in the sequence domain is imperative for effective protective measures.

Index Terms—Current limiters, fault analysis, grid-forming inverters, sequence domain modeling, voltage controllers.

I. INTRODUCTION

POWER systems are subjected to major changes in which large synchronous machines (SMs) are replaced by smaller

Received 11 August 2024; revised 20 December 2024; accepted 23 January 2025. Date of publication 11 February 2025; date of current version 20 March 2025. This work was supported by "IISc-TU Delft Joint Seed Fund 2022." Paper no. TPWRD-01277-2024. (Corresponding author: Soham Chakraborty.)

Soham Chakraborty is with the National Renewable Energy Laboratory, Golden, CO 80401 USA (e-mail: chakr138@umn.edu).

Sarasij Das is with the Department of Electrical Engineering, Indian Institute of Science, Bangalore 560012, India (e-mail: sarasij@iisc.ac.in).

Utkarsh Singh, Aleksandra Lekić, and Marjan Popov are with the Faculty of EEMCS, Delft University of Technology, 2628CD Delft, The Netherlands (e-mail: utkarshofvnc@gmail.com; a.lekic@tudelft.nl; m.popov@tudelft.nl).

Ravi Singh is with the DNV, 6800 ET.S Arnhem, The Netherlands (e-mail: Ravi.Singh@dnv.com).

Jose de Jesus Chavez is with the Tecnológico de Monterrey, Escuela de Ingeniería y Ciencias, Guadalupe 64700, México (e-mail: j.j.chavezmuero@tec.mx).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TPWRD.2025.3540446>.

Digital Object Identifier 10.1109/TPWRD.2025.3540446

inverter-interfaced distributed generators (IIDGs) utilizing voltage source inverter (VSI) topology. While most IIDGs currently operate as grid-following (GFL) units, various grid-forming (GFM) control strategies have emerged to equip IIDGs with characteristics resembling SMs [1], [2]. GFM IIDGs, featuring droop, virtual synchronous machine (VSM), and virtual oscillator (VOC)-based characteristics, swiftly adjust local voltage and frequency during contingencies [3], [4]. Leveraging IIDGs for primary frequency control offers significant advantages, particularly in low-inertia networks, by rapidly mitigating frequency fluctuations before resorting to load shedding.

GFM IIDGs are highly sensitive to inevitable grid disturbances and are prone to failures during grid faults, as they typically withstand a maximum current of only about 1.2–2.0 per unit [5]. Traditionally, IIDGs could be tripped to prevent damage from overcurrent. However, during faults, GFM IIDGs must stay connected to the grid [6], following the low-voltage ride-through (LVRT) rules outlined in emerging regulatory standards, including the IEEE Standard 1547 [7]. Implementing different current limiting functions and the *voltage controller* schemes with due consideration for transient stability is essential [8]. Representing any piece of electrical equipment in the sequence domain is vital for analyzing power flow and short-circuit events. While power flow analysis requires only positive-sequence models, short-circuit analysis necessitates the inclusion of zero-sequence, positive-sequence, and negative-sequence models. However, the diversification of control schemes adopted by GFM IIDGs leads to the complexity of determining a suitable model under faults. Expanding traditional fault analysis techniques to include IIDGs involves representing GFL IIDGs as ideal current sources and GFM IIDGs as ideal voltage sources during fault periods, as described in [9], [10]. However, it is noted that the models under faults lack accuracy during the sub-transient and transient periods [11]. To better reflect the transient response of IIDGs, the dynamic characteristic of control systems needs to be considered [12]. Several studies have attempted to investigate the fault response of GFM IIDGs [13], [14], along with developing corresponding fault models [15], [16]. Reference [17] explores the effects of various current limiters on the dynamics of GFM IIDG control systems. Models proposed in [18] assume normal operating conditions, where IIDG voltages remain nominal and

U.S. Government work not protected by U.S. copyright.

balanced, rendering them unsuitable for fault analysis. Another study [19] proposes per-phase IIDG models for fault scenarios, yet these models lack completeness as they do not consider the sequence domain. Furthermore, a study by [20], [21] introduces a sequence domain model for GFM IIDGs alongside a specific control and fault limiter approach to characterize sequence impedances. Nonetheless, the applicability of these findings is limited for GFM IIDGs employing different controllers and current limiters.

Based on a comprehensive analysis of fault response studies conducted on GFM IIDGs, several recurring observations become apparent: i) the fault response of GFM IIDGs is notably influenced by the selection of control schemes and methods for current limitation, rather than their intrinsic physical characteristics, ii) these control schemes and fault-limiting methods showcase effective performance during balanced operations and ample fault ride-through during symmetric faults, iii) however, during unbalanced operation, particularly in asymmetrical fault scenarios, the utilization of diverse control and fault limiter schemes by GFM IIDGs introduces heightened complexity in comprehending their behavior. However, to the best of the authors' knowledge, there exists a gap in research regarding the assessment of how the control and limiter schemes of GFM IIDGs affect the parameters of the sequence domain fault model. This article seeks to address this void by providing the following contributions:

- To delve deeper into the response of GFM IIDGs to unbalanced faults, the analysis objectives are categorized into three main groups: i) reference generation control, ii) voltage control and iii) current limiting schemes.
- To encompass a wide range of conventional scenarios, this paper selects and analyzes three of the most commonly used reference generation controls. These include P - f/Q - V droop control, virtual inertia-based VSM control, and Andronov-Hopf-based VOC control.
- For the voltage control scheme, this study examines two of the most widely used voltage control methods. These include the nested and multi-loop outer-voltage-inner-current control structure designed in dq-domain and $\alpha\beta$ -domain.¹
- This paper analyzes a comprehensive set of current limiting schemes, including saturation-based methods, latching-based methods prioritizing the d and q axes, circular limiter and virtual impedance-based limiting schemes.
- This paper provides a detailed examination for the sequence domain model of GFM IIDG to assess the influence of all the above-mentioned control and current limiting schemes on its characteristics. This investigation aims to pinpoint the primary factors, within the control and current limiting schemes, that affect the unbalanced fault behavior of GFM IIDGs.

¹IEEE Standard 2800 [22] specifies requirements for the sequence component current injection capability of inverters during fault conditions. While sequence component-based dq-domain control is recommended in several existing studies [23], [24], these control strategies are not addressed and are beyond the scope of this work.

To achieve that, a comprehensive electromagnetic transient simulation study with systematic replication of a variety of unbalanced conditions is conducted, encompassing detailed modeling of these diverse controls and current limiting strategies typically utilized in GFM IIDGs. The possible applications of this comprehensive investigation are:

- The outcomes of this work can be used to provide valuable information on the impact of control and current limiting schemes on the sequence domain fault model of GFM IIDG for integration into fault analysis software or modules utilized by protection engineers.
- The insights obtained from this work can be instrumental in facilitating the design of necessary modifications or novel protection schemes tailored for GFM IIDG-dominant power system networks.

This article is organized as follows. In Section II, the state-of-the-art conventional control and limiter schemes of GFM-IIDGs are presented. In Section III, various control and limiter schemes, along with the sequence domain model of GFM IIDGs under study, are described. In Section IV, the analysis of the impact of the control and limiter schemes on the fault model during unbalanced conditions is investigated using a simulation study. Finally, Section V provides conclusions.

II. STATE-OF-THE-ART ON CONVENTIONAL CONTROL AND LIMITER SCHEMES FOR GFM IIDGS

A. Control System of GFM IIDGs

GFM IIDGs are typically linked to the power system network at point-of-common-coupling (PCC) via first-order LC filters to mitigate high-frequency switching effects. The voltage-loop controller forms the core of the control structure, enabling GFM IIDGs to operate as controllable voltage sources at the point of connection with the network.

1) *Scheme for Voltage Loop Control:* Designing the voltage controller for GFM IIDG is a multifaceted task involving: 1) ensuring reference tracking, disturbance rejection, and harmonic compensation capability amidst diverse linear and non-linear loads, 2) addressing dynamic variations of the output load current to enhance dynamic response, and 3) accommodating the unknown nature of the GFM IIDG's output loading, which can significantly impact system behavior. Various types of control and their advancements in outer-voltage-inner-current control schemes for GFM IIDGs are proposed in the state-of-the-art while assuming the loading of the network is balanced [25]. Literature suggests two broad classifications of the voltage controller design, such as controller design in $\alpha\beta$ -domain and controller design in dq-domain. Due to ease in the controller synthesis process and implementation, controllers designed in dq-domain are more commonly used than controllers designed in $\alpha\beta$ -domain. Irrespective of the design domain, numerous voltage control strategies have been proposed in the literature during past decades for the GFM IIDG system [25].

2) *Schemes for Reference Generation Control:* The reference generation logic of a GFM IIDG, such as battery-based uninterrupted power supply (UPS), is employed based on the

following tasks: 1) sharing active and reactive load demand power of the network among multiple GFM IIDGs, and 2) controlling and regulating network voltage and frequency under recommended limits. In [25], different control approaches for GFM-IIDGs are discussed. *Droop-law*-based reference generation controls are most common and widely accepted both in industry and academia [3]. The advantage of the *droop-law*-based control is its capability of autonomy and communication-less power-sharing operation and its easy implementation. There are many non-droop-based voltage reference generation logics available in the literature based on the *leader-follower* method [26], *virtual oscillator control* (VOC)-based GFM control [27], *virtual synchronous machine* (VSM)-based GFM control [28].

B. Limiter System of GFM IIDGs

The limiter system maintains the uninterrupted operation of GFM IIDG systems during network faults, preventing semiconductor damage. It employs a control strategy with limiting functionalities to restrict fault current during disturbances. After fault clearance, the IIDG smoothly resumes normal operation, which is crucial for transient stability. Various current and voltage limiting strategies have been proposed in the literature for GFM IIDG systems [29]. These systems often use instantaneous saturation limits to prevent current or voltage signals from surpassing set thresholds. This approach is simple to implement and effectively controls the signals within a controller. Another approach involves latched limits, which measure the signal and adjust it to a predetermined limit when it surpasses a specific threshold [30]. Anti-windup protection, crucial for controllers in GFM IIDGs constrained by limiting circuits [31], prevents integrator wind-up and ensures the fault recovery capability of GFM-IIDG [32]. The widely explored virtual impedance-based current limiting method restricts fault currents by adjusting the voltage-reference command via a complex-valued fault-current-dependent feedforward term in the voltage-control loop [33]. A dynamic damping approach using virtual impedance control has been suggested [34], although these studies predominantly concentrate on balanced three-phase faults in GFM IIDGs [35].

III. CONTROL AND LIMITER SCHEMES OF GFM IIDGS AND SEQUENCE MODEL UNDER STUDY FOR ANALYSIS

The fault response of GFM IIDGs is primarily influenced by control systems and current limiting methods rather than physical parameters [13]. While control schemes in Section II come through in balanced and symmetrical fault scenarios, they face challenges during unbalanced and asymmetrical faults due to diverse control strategies and fault-limiting schemes [11]. This complexity warrants empirical investigation using time-domain electromagnetic transient (EMT) simulations.

A. Control and Limiter Schemes of GFM IIDGs Under Study

For the EMT simulation study of GFM IIDG, the following types of voltage reference generation controllers, fault limiters with voltage-loop controllers are selected:

1) *Schemes of Voltage Loop Controller*: The following voltage loop controllers are studied here:

[C₁] dq – domain Voltage Controller: The conventional outer-voltage-inner-current controller operates within the synchronous reference frame (i.e., dq-domain) architecture, depicted in the top-left of Table I. In the inner-current controller, $i_{L,\text{ref}}^d$ and $i_{L,\text{ref}}^q$ serve as reference signals tracked by i_L^d and i_L^q outputs, respectively. A proportional-integral (PI) compensator is utilized, with parameters $k_c^p = L_f/\tau_c$ and $k_c^i = R_f/\tau_c$ selected for a desired time constant τ_c , typically in the range of 0.5-2 ms [36]. Feed-forward voltage signals, v_c^d , v_c^q , and cross-coupling signals $-\omega_N L_f i_L^q$ and $\omega_N L_f i_L^d$ enhance disturbance rejection capability, where ω_N denotes the nominal angular frequency in rad/s. In the outer-voltage controller, $v_{C,\text{ref}}^d$ and $v_{C,\text{ref}}^q$ are the reference signals tracked by v_C^d and v_C^q , respectively. A PI compensator enables reference tracking, with parameters (k_v^p and k_v^i) determined based on the *symmetrical optimum* method [36] to achieve desired phase margin and gain cross-over frequency. Current feed-forward signals, i_O^d , i_O^q , and cross-coupling signals $-\omega_N C_f v_C^q$, $\omega_N C_f v_C^d$ bolster disturbance rejection capability for the voltage control loop.


[C₂] $\alpha\beta$ – domain Voltage Controller: The conventional outer-voltage-inner-current controller operates within the stationary reference frame (i.e., $\alpha\beta$ -domain) architecture, illustrated in the top-right of Table I. In the inner-current controller, $i_{L,\text{ref}}^\alpha$ and $i_{L,\text{ref}}^\beta$ serve as reference signals for the outputs, i_L^α and i_L^β , respectively. The similar PI compensator is used here for ease in synthesis of the controller and time-scale separation of the outer voltage loop and the inner current loop [37], [38]. Feed-forward voltage signals, v_c^α and v_c^β , enhance disturbance rejection capability. Notably, in the stationary frame control, there are no cross-coupling feed-forward signals. In the outer-voltage controller, $v_{C,\text{ref}}^\alpha$ and $v_{C,\text{ref}}^\beta$ are the reference signals tracked by v_C^α and v_C^β , respectively. A PR controller with two gain parameters, k_v^p and k_v^r , is utilized. For a desired phase margin and gain cross-over frequency, parameters of the voltage controller (k_v^p and k_v^r) can be designed [36]. Current feed-forward signals, i_O^α and i_O^β , bolster disturbance rejection capability for the voltage control loop.

2) *Schemes of Fault Limiter Control*: The following fault limiters are studied here:

[L₁] Inst. Current Saturation Limiter: The instantaneous current saturation limiter [31] is a hard limit on the inductor current references, $i_{L,\text{ref}}^d$ and $i_{L,\text{ref}}^q$, for C₁ of Table I. Whereas, for C₂ of Table I, the hard limit is on $i_{L,\text{ref}}^\alpha$, and $i_{L,\text{ref}}^\beta$. The d-axis priority-based instantaneous current saturation limiter for C₁ follows the following equations [39]:

$$\left| i_{L,\text{ref}}^{d,\text{lim}} \right| = \min \left(i_{\text{sat}}, \left| i_{L,\text{ref}}^d \right| \right), \quad (1)$$

$$\left| i_{L,\text{ref}}^{q,\text{lim}} \right| = \min \left(\sqrt{i_{\text{sat}}^2 - \left(i_{L,\text{ref}}^{d,\text{lim}} \right)^2}, \left| i_{L,\text{ref}}^q \right| \right). \quad (2)$$

TABLE I
 SCHEMES FOR VOLTAGE LOOP CONTROL, FAULT CURRENT LIMITER, AND VOLTAGE REFERENCE GENERATION CONTROL UNDER STUDY


The q-axis priority-based instantaneous current saturation limiter for \mathcal{C}_1 follows the following equations [40]:

$$|i_{L,\text{ref}}^{\text{d,lim}}| = \min \left(\sqrt{i_{\text{sat}}^2 - (i_{L,\text{ref}}^{\text{q,lim}})^2}, |i_{L,\text{ref}}^{\text{d}}| \right), \quad (3)$$

$$|i_{L,\text{ref}}^{\text{q,lim}}| = \min \left(i_{\text{sat}}, |i_{L,\text{ref}}^{\text{q}}| \right). \quad (4)$$

An instantaneous hard current saturation limiter will clip the peak of the sinusoidal signal in case of \mathcal{C}_2 . This will result in distorted output currents. To address this problem, a circular current saturation limiter is usually implemented for \mathcal{C}_2 with the following equations [34], [35]:

$$i_{L,\text{ref}}^{\alpha\beta,\text{lim}} = \begin{cases} i_{L,\text{ref}}^{\alpha\beta}, & \text{if } \sqrt{(i_{L,\text{ref}}^{\alpha})^2 + (i_{L,\text{ref}}^{\beta})^2} \leq i_{\text{sat}}, \\ i_{L,\text{ref}}^{\alpha\beta} \frac{i_{\text{sat}}}{\sqrt{(i_{L,\text{ref}}^{\alpha})^2 + (i_{L,\text{ref}}^{\beta})^2}}, & \text{otherwise,} \end{cases} \quad (5)$$

where i_{sat} is usually selected as 1.2-1.5 pu of the nominal current of the IIDG. An instantaneous current saturation limiter is relatively easy to implement. However, it leads to current distortion in case of \mathcal{C}_2 during asymmetrical faults because the

current reference, $i_{L,\text{ref}}^{\alpha\beta}$, describes an ellipse in the stationary plane to which a circular instantaneous limit is applied.

[\mathcal{L}_2] Latching Current Limiter: Latching current limiter allows a mode change in the current values in which the IIDG control switches to a predefined inductor fault current reference, i_{latch} , instead of the reference current signals [34], [35]. It is held at that value until the inductor current reference magnitude drops below a reset threshold, i_{reset} . In the dq frame, the limiter follows the following equations [41]:

$$i_{L,\text{ref}}^{\text{d,lim}}, i_{L,\text{ref}}^{\text{q,lim}} = \begin{cases} i_{L,\text{ref}}^{\text{d,sat}}, i_{L,\text{ref}}^{\text{q,sat}} & \text{if } i_{L,\text{ref}} \geq i_{\text{sat}}, \\ i_{L,\text{ref}}^{\text{d}}, i_{L,\text{ref}}^{\text{q}} & \text{if } i_{L,\text{ref}} \leq i_{\text{latch}}, \end{cases} \quad (6)$$

where, $i_{L,\text{ref}} = \sqrt{(i_{L,\text{ref}}^{\text{d}})^2 + (i_{L,\text{ref}}^{\text{q}})^2}$. Also, the selection of $i_{L,\text{ref}}^{\text{d,sat}}$ and $i_{L,\text{ref}}^{\text{q,sat}}$ should satisfy $\sqrt{(i_{L,\text{ref}}^{\text{d,sat}})^2 + (i_{L,\text{ref}}^{\text{q,sat}})^2} = i_{\text{sat}}$. In case of the d-axis priority-based latching for \mathcal{C}_1 , $i_{L,\text{ref}}^{\text{d,sat}}$ and $i_{L,\text{ref}}^{\text{q,sat}}$ are selected as follows [42]:

$$i_{L,\text{ref}}^{\text{d,sat}} = \frac{i_{L,\text{ref}}^{\text{d}}}{|i_{L,\text{ref}}^{\text{d}}|} \times \min \left(|i_{L,\text{ref}}^{\text{d}}|, i_{\text{sat}} \right), \quad (7)$$

$$i_{L,\text{ref}}^{\text{q,sat}} = \frac{i_{L,\text{ref}}^{\text{q}}}{|i_{L,\text{ref}}^{\text{q}}|} \times \min \left(|i_{L,\text{ref}}^{\text{q}}|, \sqrt{(i_{\text{sat}})^2 - (i_{L,\text{ref}}^{\text{d,sat}})^2} \right). \quad (8)$$

In case of the q-axis priority-based latching for \mathcal{C}_1 , $i_{L,\text{ref}}^{\text{d,sat}}$ and $i_{L,\text{ref}}^{\text{q,sat}}$ are selected as follows [43]:

$$i_{L,\text{ref}}^{\text{d,sat}} = \frac{i_{L,\text{ref}}^{\text{d}}}{|i_{L,\text{ref}}^{\text{d}}|} \times \min \left(|i_{L,\text{ref}}^{\text{d}}|, \sqrt{(i_{\text{sat}})^2 - (i_{L,\text{ref}}^{\text{q,sat}})^2} \right), \quad (9)$$

$$i_{L,\text{ref}}^{\text{q,sat}} = \frac{i_{L,\text{ref}}^{\text{q}}}{|i_{L,\text{ref}}^{\text{q}}|} \times \min \left(|i_{L,\text{ref}}^{\text{q}}|, i_{\text{sat}} \right). \quad (10)$$

In case of the angle priority-based latching for \mathcal{C}_1 , $i_{L,\text{ref}}^{\text{d,sat}}$ and $i_{L,\text{ref}}^{\text{q,sat}}$ are selected as follows [44]:

$$i_{L,\text{ref}}^{\text{d,sat}} = \frac{i_{L,\text{ref}}^{\text{d}}}{|i_{L,\text{ref}}^{\text{d}}|} \times \min \left(|i_{L,\text{ref}}^{\text{d}}|, |i_{L,\text{ref}}^{\text{d}}| \times \frac{i_{\text{sat}}}{i_{L,\text{ref}}^{\text{d}}} \right), \quad (11)$$

$$i_{L,\text{ref}}^{\text{q,sat}} = \frac{i_{L,\text{ref}}^{\text{q}}}{|i_{L,\text{ref}}^{\text{q}}|} \times \min \left(|i_{L,\text{ref}}^{\text{q}}|, |i_{L,\text{ref}}^{\text{q}}| \times \frac{i_{\text{sat}}}{i_{L,\text{ref}}^{\text{q}}} \right). \quad (12)$$

Latching equation for α - β domain control for \mathcal{C}_2 is selected as follows [45]:

$$i_{L,\text{ref}}^{\alpha\beta,\text{lim}} = \begin{cases} i_{L,\text{ref}}^{\alpha\beta} \frac{i_{\text{sat}}}{i_{L,\text{ref}}^{\alpha\beta}}, & \text{if } i_{L,\text{ref}}^{\alpha\beta} \geq i_{\text{sat}}, \\ i_{L,\text{ref}}^{\alpha\beta}, & \text{if } i_{L,\text{ref}}^{\alpha\beta} \leq i_{\text{sat}}, \end{cases} \quad (13)$$

where, $i_{L,\text{ref}} = \sqrt{(i_{L,\text{ref}}^{\alpha})^2 + (i_{L,\text{ref}}^{\beta})^2}$. To prevent limit cycle behavior of the inserted non-linearity, i_{reset} is selected to be below i_{sat} yet above the current magnitude at rated power operation at the lowest nominal voltage. $[\mathcal{L}_3]$ Virtual Impedance Limiter: Unlike \mathcal{L}_1 and \mathcal{L}_2 , the virtual impedance-based limiter is applied to voltage reference signals rather than inductor current reference signals and is primarily used for GFM IIDGs. This is achieved by integrating a complex-valued fault-current-dependent feed-forward term into the voltage-control loop. The expressions for the virtual resistance, R_{vir} , and virtual inductance, L_{vir} , are as follows:

$$R_{\text{vir}} = \begin{cases} k_{\text{p}}^{\text{R}} [\text{RMS}(i_{\text{L}}) - i_{\text{sat}}], & \text{if } \text{RMS}(i_{\text{L}}) - i_{\text{sat}} \geq 0, \\ 0 & \text{otherwise,} \end{cases} \quad (14)$$

$$\omega_{\text{N}} L_{\text{vir}} = X_{\text{vir}} = \sigma_{\text{X/R}} R_{\text{vir}}.$$

Here, $\text{RMS}(i_{\text{L}}) := \sqrt{(i_{\text{L}}^{\text{d}})^2 + (i_{\text{L}}^{\text{q}})^2}$ for \mathcal{C}_1 , and $\text{RMS}(i_{\text{L}}) := \sqrt{(i_{\text{L}}^{\alpha})^2 + (i_{\text{L}}^{\beta})^2}$ for \mathcal{C}_2 . k_{p}^{R} , and $\sigma_{\text{X/R}}$ are the virtual impedance proportional gain and X/R ratio of the virtual impedance, respectively. The parameter k_{p}^{R} is tuned to limit the current magnitude to a suitable level during overcurrent in the steady state, while $\sigma_{\text{X/R}}$ ensures good system dynamics during the overcurrent. When the virtual impedance-based limiter is activated, the following equations are followed in the voltage

control loop for \mathcal{C}_1 [33]:

$$v_{\text{C},\text{ref}}^{\text{d,lim}} = v_{\text{C},\text{ref}}^{\text{d}} - R_{\text{vir}} i_{\text{O}}^{\text{d}} + X_{\text{vir}} i_{\text{O}}^{\text{q}}, \quad (15)$$

$$v_{\text{C},\text{ref}}^{\text{q,lim}} = v_{\text{C},\text{ref}}^{\text{q}} - R_{\text{vir}} i_{\text{O}}^{\text{q}} - X_{\text{vir}} i_{\text{O}}^{\text{d}}. \quad (16)$$

Similarly, when the virtual impedance-based limiter is activated, the following equations are followed in the voltage control loop for \mathcal{C}_2 [34], [35]:

$$v_{\text{C},\text{ref}}^{\alpha,\text{lim}} = v_{\text{C},\text{ref}}^{\alpha} - (R_{\text{vir}} + sL_{\text{vir}}) i_{\text{O}}^{\alpha}, \quad (17)$$

$$v_{\text{C},\text{ref}}^{\beta,\text{lim}} = v_{\text{C},\text{ref}}^{\beta} - (R_{\text{vir}} + sL_{\text{vir}}) i_{\text{O}}^{\beta}. \quad (18)$$

$[\mathcal{L}_4]$ Circular Magnitude Limiter: The circular limiter scheme is a magnitude limiting logic with angle priority of the inductor current of the IIDG [45]. The logic schematic is shown in Table I. It limits the magnitude of the current, $i_{L,\text{ref}}$, inside the circle of radius i_{sat} by limiting it to $i_{L,\text{ref}}^{\text{lim}}$ in such a way that the pre-fault angle is maintained. The limiter logic follows the following equations:

$$i_{L,\text{ref}}^{\text{lim}} = \begin{cases} i_{\text{sat}}, & \text{if } i_{L,\text{ref}} > i_{\text{sat}}, \\ i_{L,\text{ref}}, & \text{if } i_{L,\text{ref}} \leq i_{\text{sat}}, \end{cases} \quad (19)$$

where, $i_{L,\text{ref}} = \sqrt{(i_{L,\text{ref}}^{\text{d}})^2 + (i_{L,\text{ref}}^{\text{q}})^2}$ and $i_{L,\text{ref}}^{\text{lim}} = \sqrt{(i_{L,\text{ref}}^{\text{d,lim}})^2 + (i_{L,\text{ref}}^{\text{q,lim}})^2}$. Note that the limiter scheme in $\alpha\beta$ domain is inherently circular in nature because of the sinusoidal nature of the current signals unlike in dq domain. Also it is important to mention here that the magnitude-based angle-priority in circular limiter is a generic version of d/q-axis priority-based limiter. In all three cases, the magnitude is still maintained under the circle of radius i_{sat} , but the decomposition of d-axis and q-axis is different in these cases.

3) *Schemes of Voltage Reference Generation Control*: The following reference generation controls are studied here:

$[\mathcal{R}_1]$ $P \sim f/Q \sim V$ Droop Controller: Droop control involves the use of active and reactive power as control variables, where the droop gains determine the steady-state power sharing among inverters. Here, the $P \sim f$ and $Q \sim V$ droop controls are treated as proportional controllers with coefficients n_{P} and m_{Q} , respectively. The error signals $e_{\text{P}} := P_{\text{ref}} - P$ and $e_{\text{Q}} := Q_{\text{ref}} - Q$ are defined, where P and Q are the control variables and P_{ref} and Q_{ref} are the references. Initially, $v_{\text{C}}^{\text{abc}}$ and $i_{\text{O}}^{\text{abc}}$ are used to determine instantaneous active power, p , and reactive power, q , using the following equations:

$$p = [v_{\text{C}}^{\text{a}} i_{\text{O}}^{\text{a}} + v_{\text{C}}^{\text{b}} i_{\text{O}}^{\text{b}} + v_{\text{C}}^{\text{c}} i_{\text{O}}^{\text{c}}], \quad (20)$$

$$q = \frac{1}{\sqrt{3}} [i_{\text{O}}^{\text{a}} (v_{\text{C}}^{\text{b}} - v_{\text{C}}^{\text{c}}) + i_{\text{O}}^{\text{b}} (v_{\text{C}}^{\text{c}} - v_{\text{C}}^{\text{a}}) + i_{\text{O}}^{\text{c}} (v_{\text{C}}^{\text{a}} - v_{\text{C}}^{\text{b}})]. \quad (21)$$

p and q are passed through low-pass filters with the time constant, $\tau_{\text{S}} \in \mathbb{R}_{>0}$, to obtain P and Q as described by

$$P = [1/(\tau_{\text{S}}s + 1)] p, \quad Q = [1/(\tau_{\text{S}}s + 1)] q. \quad (22)$$

In summary, the droop law is as follows:

$$\omega_{\text{r}} = \omega_{\text{N}} - n_{\text{P}}(P - P_{\text{ref}}), \quad V_{\text{r}} = V_{\text{N}} - m_{\text{Q}}(Q - Q_{\text{ref}}), \quad (23)$$

where, $\omega_r = \dot{\theta}_r$, ω_N and V_N are the nominal frequency and voltage. The reference signals for the voltage controller are generated as shown in the lower left of Table I. Reference [3] is utilized for the design guidelines in this study.

[\mathcal{R}_2] **Virtual Synchronous Machine Controller**: Emulating a synchronous machine, known as VSM, is a direct method to integrate GFM capabilities into an IIDG. VSM-based IIDGs employ the swing equation and damping of virtual mass inertia, akin to synchronous machines. As an illustrative example for VSM control methods, as shown in \mathcal{R}_2 of the Table I, the VSM uses the following swing equation with proper damping:

$$T_a \frac{d\omega_r}{dt} = P_{\text{ref}} - p - P_D, \quad P_D = k_{\text{pf}} [\omega_N - \omega_r], \quad (24)$$

where p is the measured instantaneous output active power of the IIDG given in (20). P_{ref} , and P_D are the reference and damping power, respectively. Here, T_a denotes the virtual inertia in the swing equation, which can be adjusted as needed. While the damping coefficient is typically fixed in physical synchronous machines, this parameter can be freely chosen in VSM IIDGs. It directly influences the relationship between active power and frequency, defining the slope of the P - f characteristic, denoted as k_{pf} . k_{df} is introduced to dampen oscillations between generators, affecting the oscillatory angle output according to the following form:

$$\theta_r = \int \omega_r dt + k_{\text{df}} [\omega_N - \omega_r]. \quad (25)$$

In the Q - V loop, k_v is chosen as the slope of the Q - V characteristic and τ_{SS} is the excitation time constant. Finally, it is ascribed by the following form:

$$V_r = [V_N - k_v (q - Q_{\text{ref}})] \frac{1}{1 + \tau_{\text{SS}} s}, \quad (26)$$

where q is the measured instantaneous output reactive power of the IIDG given in (21). Q_{ref} is the reference, respectively. Reference [28] is utilized for the design guidelines in this study.

[\mathcal{R}_3] **Virtual Oscillator Controller**: A VOC is a nonlinear control strategy, which makes an IIDG reproduce the dynamics of a weakly nonlinear limit-cycle oscillator called the Andronov Hopf system. The equations for the inductor current, i_R , and the capacitor voltage, v_R , are given below:

$$L \frac{di_R}{dt} = v_R, \quad C \frac{dv_R}{dt} = \sigma v_R + \alpha v_R^3 - i_R + \mathcal{K}_i i_{O'}^\alpha. \quad (27)$$

The virtual capacitance, inductance, and conductance are given by C , L , and σ , and the nonlinear voltage-dependent current source is parameterized by α . Here, $i_{O'}^\alpha$ is given by:

$$i_{O'}^\alpha = i_{O'}^\alpha - i_{O',\text{ref}}^\alpha, \quad (28)$$

$$\begin{bmatrix} i_{O',\text{ref}}^\alpha \\ i_{O',\text{ref}}^\beta \end{bmatrix} = \frac{2}{3 \|v_{C,\text{ref}}^{\alpha\beta}\|^2} \underbrace{\begin{bmatrix} v_{C,\text{ref}}^\alpha & v_{C,\text{ref}}^\beta \\ -v_{C,\text{ref}}^\beta & v_{C,\text{ref}}^\alpha \end{bmatrix}}_{\Xi} \begin{bmatrix} P_{\text{ref}} \\ Q_{\text{ref}} \end{bmatrix} \quad (29)$$

The controller is interfaced via voltage and current scaling values, \mathcal{K}_v and \mathcal{K}_i , respectively. Also, $\epsilon = \sqrt{L/C}$. As shown

in Table I the output voltage command is given by:

$$v_{C,\text{ref}}^\alpha = \mathcal{K}_v v_R, \quad v_{C,\text{ref}}^\beta = \epsilon \mathcal{K}_v i_R. \quad (30)$$

P_{ref} and Q_{ref} are the references, respectively. Reference [27] is utilized for the design guidelines in this study.

B. Equivalent Model of GFM IIDGs in Sequence Domain

The Thévenin equivalent circuit representation of a GFM IIDG is ascribed by the following form:

$$v_C^{\text{xy}} = \mathcal{G} v_{C,\text{ref}}^{\text{xy}} - \mathcal{Z} i_O^{\text{xy}}, \quad (31)$$

where, $\text{xy} = \text{dq}$ or $\text{xy} = \alpha\beta$ in case of \mathcal{C}_1 or \mathcal{C}_2 of Section II-A-1, respectively. Moreover, depending on \mathcal{R}_1 , \mathcal{R}_2 , and \mathcal{R}_3 of Section III-A-3, $v_{C,\text{ref}}^{\text{xy}}$ differs for both $\alpha\beta$ and dq domain. Typically, controllers are designed to ensure that the GFM IIDG behaves as a controllable voltage source with voltage $v_{C,\text{ref}}^{\text{xy}}$ and minimal impedance by maintaining $\mathcal{G} \approx 1$ and $\mathcal{Z} \approx 0$. Both the voltage reference generation control and the voltage loop controller are responsible to maintain the voltage source behavior of the GFM IIDG. However, this applies only when controller action is unrestricted by current-limiting strategies, as discussed in Section III-A-2. When current limiters bound controller outputs, the behavior of \mathcal{G} and \mathcal{Z} changes significantly, largely influenced by the type of voltage reference generation control, voltage controller, and fault current limiter. During different types of faults (symmetrical and asymmetrical), the active and reactive output power of the IIDG changes dramatically. Due to the low-pass filtering effect, voltage reference generation control signals, $v_{C,\text{ref}}^{\text{dq}}$ or $v_{C,\text{ref}}^{\alpha\beta}$ from \mathcal{R}_1 , \mathcal{R}_2 , and \mathcal{R}_3 (Section III-A-3), maintain their pre-fault characteristics, exhibiting minimal change. While it is true that the average values of active and reactive power (processed through the low-pass filter) will eventually settle at final values different from their pre-fault values, the time frame considered in this work for calculating the positive and negative sequence impedances is lesser than the time constant of the low-pass filter. This ensures that the changes in the voltage magnitude and frequency of the internal voltage source, caused by the averaged active and reactive power, do not influence the characteristics of the internal voltage source. However, suppose the time constant of the low-pass filter in the voltage reference generation controller is significantly lower. In that case, these changes in voltage magnitude and frequency must be considered during the computation of the positive and negative sequence impedances. In such a case, calculating \bar{E} would require measuring the internal voltage signal from the GFM inverter controller. Specifically, this measurement would involve the output of the voltage reference generation controller, including \mathcal{R}_1 , \mathcal{R}_2 , and \mathcal{R}_3 . However, this consistency is not observed in v_C^{dq} , i_O^{dq} and $v_C^{\alpha\beta}$, $i_O^{\alpha\beta}$ signals, resulting in unbalanced voltage and current outputs during asymmetrical faults despite balanced voltage reference signals. This behavior leads to the sequence-domain equivalent circuit of a GFM IIDG through the following equations:

$$\bar{V}_C^+ = \bar{E} - \mathcal{Z}_O^{+\text{ve}} \bar{I}_O^+, \quad \bar{V}_C^- = -\mathcal{Z}_O^{-\text{ve}} \bar{I}_O^-. \quad (32)$$

TABLE II
GFM-IIDG AND SYSTEM PARAMETERS UNDER STUDY

GFM-IIDG	Value	Grid [v_g^{abc}]
Ratings	3- ϕ , 480 V, 60 Hz, 120 kVA, $V_{dc} = 1$ kV	3- ϕ , 60 Hz, 0.48 kV, 120 kVA
LC Filter	$L_f = 150$ μ H, $R_f = 5$ m Ω , $C_f = 110$ μ F	X/R = 5
Controller [\mathcal{C}_1]	$\{k_v^p, k_v^i, k_c^p, k_c^i\} = \{0.04, 16.78, 0.6, 20\}$	SCR $\in \{0.1, 0.5, 1, 2, 4, 8\}$
Controller [\mathcal{C}_2]	$\{k_v^p, k_v^i, k_c^p, k_c^i, \zeta\} = \{0.1, 150, 0.6, 20, 0.003\}$	Local Load
Controller [\mathcal{R}_1]	$\{\tau_S, n_P, m_Q\} = \{0.5$ s, 0.0042 Hz/kW, 0.2 V/kVAr}	120 kVA, pf = 0.85
Controller [\mathcal{R}_2]	$\{\tau_S, T_a, k_{pf}, k_{df}, k_v\} = \{0.5$ s, 1.8 s, 0.02 kW.s/rad, 0.03, 0.2 V/kVAr}	Fault
Controller [\mathcal{R}_3]	$\{K_i, K_v, \sigma, \alpha, L, C\} = \{0.2, 125, 10$ Ω^{-1} , 7.5 A/V ³ , 39.9 μ H, 176.3 mF}	$R_f \in [0.01$ 0.1] Ω
Limiter [$\mathcal{L}_1 - \mathcal{L}_4$]	$\{i_{sat}, i_{latch}, i_{reset}, k_p^{R_{vir}}, \sigma_{X/R}\} = \{1.2$ pu, 1.2 pu, 1.05 pu, 0.8 Ω /A, 2}	Type = LG, LL, LLL




Fig. 1. Equivalent (a) *positive-sequence*, and (b) *negative-sequence* fault model of grid-forming inverter-based-resources.




Fig. 2. Fundamental building blocks and power circuit of an IIDG.

The equivalent circuit model in the sequence domain is shown in Fig. 1. Here, $\bar{E} = v_{C,ref}^d + jv_{C,ref}^q$ in case of \mathcal{C}_1 and $\bar{E} = v_{C,ref}^\alpha + jv_{C,ref}^\beta$ in case of \mathcal{C}_2 . As $v_{C,ref}^{dq}$ or $v_{C,ref}^{\alpha\beta}$ does not change before and after the fault due to the slow filter response, the pre-fault value of $v_{C,ref}^{dq}$ or $v_{C,ref}^{\alpha\beta}$ are equal to $v_{C,ref}^{dq}$ or $v_{C,ref}^{\alpha\beta}$ according to the (31) with $\mathcal{G} \approx 1$ and $\mathcal{Z} \approx 0$. In other words, the phasor \bar{E} can be computed using the pre-fault terminal voltage of the GFM IIDG. Z_O^{+ve} and Z_O^{-ve} are the equivalent *positive-* and *negative-sequence* impedance of the GFM IIDG. \bar{V}_C^+ , \bar{V}_C^- , and \bar{I}_O^+ , \bar{I}_O^- are the *positive-* and *negative-sequence* output voltage and the output current of the GFM IIDG, respectively. It is important to observe that the voltage behind the sequence-impedances is present only in the circuit in *positive-sequence* domain as these controls under study do not include any sequence-domain control explicitly. Usually, a three-phase three-leg IIDG topology cannot produce any *zero-sequence* current due to the absence of grounding. In other words, the magnitude of *zero-sequence* impedance is theoretically infinite, and voltage reference generation control, voltage control, and current-limiter do not have any impact on the *zero-sequence* impedance of the GFM IIDG.

IV. ANALYSIS OF EMT SIMULATION RESULTS

A. Procedure of EMT Simulation Study

The system under study is shown in Fig. 2 and the parameters are tabulated in Table II. During simulation in on-grid

conditions, the value of grid resistance, R_g , and inductance, L_g , are determined based on the selected SCR and the X/R ratio. To compute the various parameters of (32), multiple time-domain electromagnetic transient (EMT) simulation studies are conducted with the following steps:

S1 : perform an asymmetrical fault across the terminal of the IIDG of Fig. 2, in either on-grid or off-grid condition.

S2 : vary the fault type and impedance so that the voltage unbalance factor (quantified by the ratio between the *negative-sequence* voltage magnitude and *positive-sequence* voltage magnitude at the terminal of the GFM IIDG, V^-/V^+ , in percentage) covers a range of around 20% to 90%.

S3 : for each case, calculate the per-unit *positive-sequence* and *negative-sequence* phasor of the output voltage, v_C^{abc} , and the output current, i_C^{abc} , denoted by \bar{V}_C^+ , \bar{V}_C^- , and \bar{I}_O^+ , \bar{I}_O^- , respectively, in the steady state after each fault.

S4 : for each simulation, in the pre-fault condition, the GFM IIDG is loaded at the rated condition by terminating a load across the GFM IIDG. Compute the phasor of the pre-fault terminal voltage of the IIDG and that is designated as \bar{E} .

S5 : calculate $Z_O^{+ve} = (\bar{E} - \bar{V}_C^+)/\bar{I}_O^+$, $Z_O^{-ve} = -\bar{V}_C^-/\bar{I}_O^-$.

S6 : repeat these steps for various combinations of voltage controller schemes, $\mathcal{C}_1, \mathcal{C}_2$, various combinations of fault current limiter logic schemes, $\mathcal{L}_1, \mathcal{L}_2, \mathcal{L}_3$, various combination of voltage reference control schemes, $\mathcal{R}_1, \mathcal{R}_2, \mathcal{R}_3$.

B. Impact on the Sequence Model of GFM IIDGs

In this sub-section, following questions are answered:

Q1) How does the design of the outer voltage reference generation controls (i.e. $\mathcal{R}_1, \mathcal{R}_2, \mathcal{R}_3$ of Section III-A-3) influence the nature of Z_O^{+ve} and Z_O^{-ve} ?

Q2) How does the fault-limiters (i.e. $\mathcal{L}_1, \mathcal{L}_2, \mathcal{L}_3$ of Section II-I-A-2) influence the nature of Z_O^{+ve} and Z_O^{-ve} ?

Q3) How does the design of the voltage loop controls (i.e. $\mathcal{C}_1, \mathcal{C}_2$ of Section III-A-1) influence the nature of Z_O^{+ve} and Z_O^{-ve} ?

1) *Impact of Voltage Reference Generation Control*: Fig. 3(a) and (b) show the magnitude ($|Z_O^{+ve}|$ and $|Z_O^{-ve}|$) and phase angle ($\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with dq-domain voltage control (\mathcal{C}_1) and instantaneous current saturation limiter with d-axis priority (\mathcal{L}_{1d}) with droop-based (\mathcal{R}_1), VSM-based (\mathcal{R}_2), and VOC-based (\mathcal{R}_3) voltage reference control for different voltage imbalance factors. Fig. 4(a) and (b) show the magnitude ($|Z_O^{+ve}|$ and $|Z_O^{-ve}|$) and phase angle




Fig. 3. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with dq-domain voltage control and instantaneous current saturation limiter with d-axis priority with droop-based (\mathcal{R}_1), VSM-based (\mathcal{R}_2), and VOC-based (\mathcal{R}_3) voltage reference control for different voltage imbalance factors.




Fig. 4. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with $\alpha\beta$ -domain voltage control and instantaneous current saturation limiter with droop-based (\mathcal{R}_1), VSM-based (\mathcal{R}_2), and VOC-based (\mathcal{R}_3) voltage reference control for different voltage imbalance factors.

($\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with $\alpha\beta$ -domain voltage control (\mathcal{C}_2) and instantaneous current saturation limiter (\mathcal{L}_1) with droop-based (\mathcal{R}_1), VSM-based (\mathcal{R}_2), and VOC-based (\mathcal{R}_3) voltage reference control for different voltage imbalance factors. It is observed that in both cases, the variation of the $|Z_0^{+ve}|$, $|Z_0^{-ve}|$, $\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$ are close to each other during \mathcal{R}_1 , \mathcal{R}_2 , and \mathcal{R}_3 . Especially, the variation of the $|Z_0^{+ve}|$,




Fig. 5. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme and dq-domain voltage control and with instantaneous current saturation limiter in d-axis (\mathcal{L}_{1d}), q-axis (\mathcal{L}_{1q}), latching current limiter in d-axis (\mathcal{L}_{2d}), q-axis (\mathcal{L}_{2q}), virtual impedance-based limiter (\mathcal{L}_3), and circular magnitude limiter (\mathcal{L}_4) for different voltage imbalance factors.

$|Z_0^{-ve}|$ are quite close to each other w.r.t. the variation with \mathcal{R}_1 , \mathcal{R}_2 , and \mathcal{R}_3 . The difference in the phases, especially in $\angle Z_0^{+ve}$ in Fig. 4(b) where $\angle Z_0^{+ve}$ in case of \mathcal{R}_1 differs from $\angle Z_0^{+ve}$ in case of \mathcal{R}_2 or \mathcal{R}_3 , is due to the slight mismatch in the pre-fault conditions of the GFM IIDG during the EMT study. All the phasor quantities are determined w.r.t. the reference phasor, \bar{E} . These EMT simulation results empirically conclude that the type of the voltage reference generation scheme (\mathcal{R}_1 , \mathcal{R}_2 , and \mathcal{R}_3) has minimal impact on the type of the equivalent sequence impedances under fault.

2) *Impact of Current Limiting Schemes:* Fig. 5 shows the magnitude ($|Z_0^{+ve}|$ and $|Z_0^{-ve}|$) and phase angle ($\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme (\mathcal{R}_1) and dq-domain voltage control (\mathcal{C}_1) and with instantaneous current saturation limiter in d-axis (\mathcal{L}_{1d}), q-axis (\mathcal{L}_{1q}), latching current limiter in d-axis (\mathcal{L}_{2d}), q-axis (\mathcal{L}_{2q}), virtual impedance-based limiter (\mathcal{L}_3), and circular magnitude limiter (\mathcal{L}_4) for different voltage imbalance factors. Fig. 6 shows the magnitude ($|Z_0^{+ve}|$ and $|Z_0^{-ve}|$) and phase angle ($\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$) of the GFM IIDG with droop-based voltage reference generation scheme (\mathcal{R}_1) and $\alpha\beta$ -domain voltage control (\mathcal{C}_2) and with instantaneous current saturation limiter (\mathcal{L}_1), latching current limiter (\mathcal{L}_2), and virtual impedance-based limiter (\mathcal{L}_3) for different voltage imbalance factors. The results show here that the variations of the $|Z_0^{+ve}|$, $|Z_0^{-ve}|$, $\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$ w.r.t. the different unbalance factor are significantly different from each other depending on the selection of the fault current limiter logic. For instance in Fig. 5(a) and (b), it is observed that during lower unbalance factor (designated by the medium impedance asymmetrical faults), $|Z_0^{+ve}|$, $|Z_0^{-ve}|$, $\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$ are all same as the fault limiter logic is not yet hit by the




Fig. 6. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme and $\alpha\beta$ -domain voltage control and with instantaneous current saturation limiter (L_1), latching current limiter (L_2), and virtual impedance-based limiter (L_3) for different voltage imbalance factors.

fault condition. However, for a higher value of unbalanced factor (designated by the low impedance asymmetrical faults), $|Z_0^{+ve}|$, $|Z_0^{-ve}|$, $\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$ diverge from each other depending on the selection of the fault current limiter logic. However, in case of Fig. 6(a) and (b), the similar trajectory are not observed. This will be explained later as it is related to the selection of the voltage control logic and the corresponding behavior under faults. However, it is consistently observed in Fig. 6(a) and (b) also that the nature of the $|Z_0^{+ve}|$, $|Z_0^{-ve}|$, $\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$ are significantly different from each other depending on the selection of the fault limiter logic. These EMT simulation results empirically conclude that the type of fault current limiter logic (L_{1d} , L_{1q} , L_{2d} , L_{2q} , L_3 , L_4 in case of C_1 , and L_1 , L_2 , L_3 in case of C_2) has significant impact on the type of the equivalent sequence impedances under fault.

3) *Impact of Voltage Controller Loop*: Fig. 7 shows the magnitude ($|Z_0^{+ve}|$ and $|Z_0^{-ve}|$) and phase angle ($\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme (R_1) with dq-domain voltage control (C_1) combined with instantaneous current saturation limiter in d-axis (L_{1d}) and $\alpha\beta$ -domain voltage control (C_2) combined with instantaneous current saturation limiter (L_1) for different voltage imbalance factors. Fig. 8 shows the magnitude ($|Z_0^{+ve}|$ and $|Z_0^{-ve}|$) and phase angle ($\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme (R_1) with dq-domain voltage control (C_1) combined with latching current limiter in q-axis (L_{2q}) and $\alpha\beta$ -domain voltage control (C_2) combined with latching current limiter (L_2) for different voltage imbalance factors. The results show here that the variations of the $|Z_0^{+ve}|$, $|Z_0^{-ve}|$, $\angle Z_0^{+ve}$ and $\angle Z_0^{-ve}$ w.r.t. the different unbalance factor are significantly different from each other depending on




Fig. 7. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme with dq-domain voltage control combined with instantaneous current saturation limiter in d-axis and $\alpha\beta$ -domain voltage control combined with instantaneous current saturation limiter for different voltage imbalance factors.




Fig. 8. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme with dq-domain voltage control combined with the latching current limiter in q-axis and $\alpha\beta$ -domain voltage control combined with latching current limiter for different voltage imbalance factors.

the selection of the type of the voltage controller. For instance in Figs. 7(a) and 8(a), there is a sudden jump in both $|Z_0^{+ve}|$, $|Z_0^{-ve}|$ after around 35% of unbalance factor. In and more than 35% of unbalanced factor, both the instantaneous current saturation limiter with d-axis priority and latching current limiter with q-axis priority hits the limit. However, the nature of $|Z_0^{+ve}|$, $|Z_0^{-ve}|$ in case of C_2 doesn't follow the similar trend. The fundamental reason of this difference in the nature is the performance of the inner-current controller in these cases after




Fig. 9. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme with dq-domain voltage control combined with saturation current limiter in d-axis for different voltage imbalance factors in on-grid condition with various SCR values.

the limits are hit. It is important to note that the $\alpha\beta$ component of unbalanced three-phase signals remains sinusoidal and as a result, the performance of the proportional+integral controller in the inner-current controller in \mathcal{C}_2 maintains the sinusoidal nature of the output current even if the reference signal, generated by the current limiter logic, is not tracked properly. Therefore, the sudden change in the trajectory in the $|Z_O^{+ve}|$, $|Z_O^{-ve}|$ are not observed, rather a smooth trajectory is observed. However, dq component of unbalanced three-phase signals consists of a DC signal added with peak-clipped sinusoidal 2ω component (either in d component or in q component or in both depending on the axis-priority logic) where ω is the fundamental frequency of the three-phase signal. The performance of the proportional+integral controller in the inner-current controller in case of \mathcal{C}_1 deteriorates quite significantly as peak-clipped distorted signal deteriorates the performance of the proportional+integral controller. However, it is consistently observed in Figs. 7 and 8 also that the nature of the $|Z_O^{+ve}|$, $|Z_O^{-ve}|$, $\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$ are significantly different from each other depending on the selection of the reference-frame for the voltage controller. These results empirically conclude that $\mathcal{C}_1, \mathcal{C}_2$ have a significant impact on the type of equivalent sequence impedances under fault.

4) *Impact of On-Grid Mode With Varying SCR*: Figs. 9 and 10 show the magnitude ($|Z_O^{+ve}|$ and $|Z_O^{-ve}|$) and phase angle ($\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme (\mathcal{R}_1) with dq-domain voltage control (\mathcal{C}_1) combined with instantaneous current saturation limiter in d-axis (\mathcal{L}_{1d}) and with $\alpha\beta$ -domain voltage control (\mathcal{C}_2) combined with instantaneous current saturation limiter (\mathcal{L}_1) for different voltage imbalance factors in on-grid condition under various SCR values, respectively. The results show here that the variations of the $|Z_O^{+ve}|$, $|Z_O^{-ve}|$, $\angle Z_O^{+ve}$ and




Fig. 10. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme with $\alpha\beta$ -domain voltage control combined with latching current limiter for different voltage imbalance factors in on-grid condition with various SCR values.

TABLE III
SELECTED PARAMETERS OF CONTROLLER AND LIMITER

Controller, Limiter	Values of the parameters
$\mathcal{C}_1^{[2]}, \mathcal{C}_1^{[2]}, \mathcal{C}_1^{[3]}$	$\tau_c = \{250, 250, 125\} \mu s$, phase margin = $\{53^\circ, 45^\circ, 45^\circ\}$ crossover freq. = $\{1.3k, 1.6k, 3.3k\}$ rad/s
$\mathcal{L}_{1d}^{[1]}, \mathcal{L}_{1d}^{[2]}, \mathcal{L}_{1d}^{[3]}$	$i_{sat} = \{1.2, 1.3, 1.4\}$ pu

$\angle Z_O^{-ve}$ w.r.t. the different unbalance factor are quite similar for different SCR values of the grid and also similar with the values determined under off-grid condition. For instance, the nature of $|Z_O^{+ve}|$, $|Z_O^{-ve}|$, $\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$ in Fig. 9(a) and (b) resemble with the nature in the case of \mathcal{C}_1 of Fig. 7(a) and (b). Similarly, the nature of $|Z_O^{+ve}|$, $|Z_O^{-ve}|$, $\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$ in Fig. 10(a) and (b) resemble with the nature in the case of \mathcal{C}_2 of Fig. 7(a) and (b). Similar findings are observed with all other types of voltage reference generation schemes, voltage controller type and the current limiter logic. The fundamental reason behind this is that the Z_O^{+ve} , Z_O^{-ve} of the GFM IIDG are dominantly influenced by the GFM IIDG filter circuits and the controller parameters. Hence, the off-grid and on-grid operations with varying SCR values have an insignificant impact on the type of equivalent sequence impedances under fault.

5) *Dominant Impacts of Controller and Limiter Parameters*: Fig. 11 shows the magnitude ($|Z_O^{+ve}|$ and $|Z_O^{-ve}|$) and phase angle ($\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$) of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme (\mathcal{R}_1) with dq-domain voltage control (\mathcal{C}_1) combined with instantaneous current saturation limiter in d-axis (\mathcal{L}_{1d}) for different voltage imbalance factors while varying selected parameters in controller and the current limiter (as tabulated in Table III), respectively. The relation with the k_v^p , k_v^i , k_c^p , and k_c^i of Table II with




Fig. 11. Magnitude and phase angle of the *positive-sequence* and *negative-sequence* output impedance of the GFM IIDG with droop-based voltage reference generation scheme with dq-domain voltage control combined with saturation current limiter in d-axis for different voltage imbalance factors under selected parameters of controller and limiter from Table III.

parameters of Table III is defined in reference [36]. It is observed that variations in parameters of C_1 controller cause variation in $|Z_O^{+ve}|$, $|Z_O^{-ve}|$, $\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$ till the unbalance factor where current limiter doesn't hit. Once the current limiter hits due to higher unbalanced factor resulting from severe fault, the variation in $|Z_O^{+ve}|$, $|Z_O^{-ve}|$, $\angle Z_O^{+ve}$ and $\angle Z_O^{-ve}$ is dominant by the variation in the parameters of the limiter, L_{1d} . This is an interesting observation that concludes that the sensitivity of the nature of the Z_O^{+ve} and Z_O^{-ve} w.r.t. the selection of the controller and limiter scheme depends on the condition of current limit hitting case caused by the severity of the fault.

C. Discussions

The following conclusions are based on the obtained results of the study conducted in Section IV-B:

- *Impacts of Control and Limiter:* The voltage reference generation control has minimal impact on the type of the equivalent sequence impedances in the fault model of GFM IIDG. The dominant influencing factors are the voltage controller and the fault current limiter schemes.
- *Impacts of Reference-frame of Control:* As observed in Fig. 7(a), $|Z_O^{-ve}|$ when the voltage controller is designed in $\alpha\beta$ -domain, C_2 , is not as high as when designed in dq-domain, C_1 , with a saturation limiter L_1 . As a result, Figs. 12 and 13 shows the fault response with the configuration of \mathcal{R}_1 - C_1 - L_1 and \mathcal{R}_1 - C_2 - L_1 , respectively. It is observed that under unbalanced fault \mathcal{R}_1 - C_2 - L_1 results significant *negative sequence* current magnitude with respect to the *positive-sequence* current. in comparison with the \mathcal{R}_1 - C_1 - L_1 .
- *Negative-sequence Current Suppression:* Figs. 5(a) and 6(a) show that $|Z_O^{-ve}|$ is low in both C_1 and C_2 with a virtual impedance-based limiter L_3 . This implies that during an unbalanced fault with a current limiter scheme




Fig. 12. Figure of (a) instantaneous and sequence voltages, and (b) instantaneous and sequence fault currents while the GFM IIDG is operating with droop-controlled voltage controller in dq domain with saturation-based fault current limiter with d-axis priority, under AB fault with $R_f = 0.01$.




Fig. 13. Figure of (a) instantaneous and sequence voltages, and (b) instantaneous and sequence fault currents while the GFM IIDG is operating with droop-controlled voltage controller in $\alpha\beta$ domain with instantaneous saturation-based fault current limiter, under AB fault with $R_f = 0.625$.

of L_3 , irrespective of the type of the voltage controller (either C_1 or C_2), the GFM IIDG does not have the same suppressing effect on the *negative-sequence* current. As observed in Figs. 14 and 15, there is a significant amount of *negative-sequence* current magnitude after the corresponding unbalanced faults for both the cases.

- *Nature of Sequence Impedances:* In all observed results, both the *positive-sequence* and *negative-sequence* impedance exhibit predominantly inductive characteristics. Notably, the computed values of Z_O^{+ve} or Z_O^{-ve} do not include contributions from the grid-side filter inductance or corresponding parasitic resistance in this study, as the GFM IIDG is equipped with an LC filter. Therefore, the




Fig. 14. Figure of (a) instantaneous and sequence voltages, and (b) instantaneous and sequence fault currents while the GFM IIDG is operating with droop-controlled voltage controller in dq domain with virtual impedance-based fault current limiter, under AB fault with $R_f = 0.01$.




Fig. 15. Figure of (a) instantaneous and sequence voltages, and (b) instantaneous and sequence fault currents while the GFM IIDG is operating with droop-controlled voltage controller in $\alpha\beta$ domain with virtual impedance-based fault current limiter, under AB fault with $R_f = 0.625$.

observed characteristics in the sequence domains primarily stem from the controller and current limiter operations.

V. CONCLUSION

This study delves into diverse control and current limiting strategies and investigates their repercussions on the positive and negative sequence impedances within the sequence domain fault model of GFM IIDGs. Results from an extensive numerical simulation study elucidate that voltage reference generation controls, such as droop control, virtual synchronous machine control, and virtual oscillator-based control, manifest negligible influence on the nature of the positive and negative sequence impedances of GFM IIDGs. Conversely, it is found that the selection of voltage control methodologies such as

outer-voltage-inner-current controller designed in dq-domain or in $\alpha\beta$ -domain emerges as one of the principal determinants in shaping the sequence models of GFM IIDGs. Furthermore, current limiting schemes such as d/q axis-priority-wise saturation- or latching- or circular magnitude or virtual impedance-based limiting schemes are identified as the primary factors influencing the sequence models of GFM IIDGs. As a future work, a comprehensive exploration will be undertaken to assess the influence of anti-windup protection schemes, employed in the voltage controller, on the fault model of GFM IIDG. Moreover, the control and limiter scheme are considered unchanged before and after the fault in this work. In the case of change in the controller/limiter (e.g., priority logic changes from d to q-axis), the fault current behavior of the GFM IIDG during transient as well as in steady-state will be different than the case when the priority logic is unchanged. Further investigations on the sequence impedances in these cases will be done in future.

REFERENCES

- [1] Y. Lin et al., "Research Roadmap on Grid-Forming Inverters," National Renewable Energy Lab. (NREL), Golden, CO, USA, Tech. Rep. NREL/TP-5D00-73476, 2020.
- [2] J. Matevosyan et al., "Grid-forming inverters: Are they the key for high renewable penetration?," *IEEE Power Energy Mag.*, vol. 17, no. 6, pp. 89–98, Nov./Dec. 2019.
- [3] J. M. Guerrero, L. G. De Vicuna, J. Matas, M. Castilla, and J. Miret, "A wireless controller to enhance dynamic performance of parallel inverters in distributed generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1205–1213, Sep. 2004.
- [4] H.-P. Beck and R. Hesse, "Virtual synchronous machine," in *Proc. 9th Int. Conf. Elect. Power Qual. Utilisation*, 2007, pp. 1–6.
- [5] H. Wu, X. Wang, and L. Zhao, "Design considerations of current-limiting control for grid-forming capability enhancement of VSCs under large grid disturbances," *IEEE Trans. Power Electron.*, vol. 39, no. 10, pp. 12081–12085, Oct. 2024.
- [6] S. Pola, M. A. Azzouz, and M. Mirhassani, "Synchronverters with fault ride-through capabilities for reliable microgrid protection during balanced and unbalanced faults," *IEEE Trans. Sustain. Energy*, vol. 15, no. 3, pp. 1663–1676, Jul. 2024.
- [7] *IEEE Standard for Interconnection and Interoperability of Distributed Energy Resources With Associated Electric Power Systems Interfaces—Amendment 1: To Provide More Flexibility for Adoption of Abnormal Operating Performance Category III*, IEEE Std 1547a-2020 (Amendment to IEEE Std 1547-2018), pp. 1–16, 2020.
- [8] R. Luo, H. Gao, F. Peng, and Y. Guo, "An adaptive low-voltage ride-through method for virtual synchronous generators during asymmetrical grid faults," *IEEE Trans. Sustain. Energy*, vol. 15, no. 3, pp. 1589–1600, Jul. 2024.
- [9] M. Abdel-Akher and K. M. Nor, "Fault analysis of multiphase distribution systems using symmetrical components," *IEEE Trans. Power Del.*, vol. 25, no. 4, pp. 2931–2939, Oct. 2010.
- [10] T. N. Boutsika and S. A. Papathanassiou, "Short-circuit calculations in networks with distributed generation," *Electric Power Syst. Res.*, vol. 78, no. 7, pp. 1181–1191, 2008.
- [11] C. A. Plet, "Fault Response of Inverter-Based Distributed Generation," Ph.D. dissertation, Imperial College London, London, U.K., 2012.
- [12] C. A. Plet, M. Graovac, T. C. Green, and R. Iravani, "Fault response of grid-connected inverter dominated networks," in *Proc. IEEE PES Gen. Meeting*, 2010, pp. 1–8.
- [13] N. Nimpitiwan, G. T. Heydt, R. Ayyanar, and S. Suryanarayanan, "Fault current contribution from synchronous machine and inverter based distributed generators," *IEEE Trans. Power Del.*, vol. 22, no. 1, pp. 634–641, Jan. 2007.
- [14] N. Baekeland, D. Venkatramanan, M. Kleemann, and S. Dhople, "Fault behavior of inverter-based resources: A comparative study for grid-forming and grid-following control paradigms," in *Proc. IECON-48th Annu. Conf. IEEE Ind. Electron. Soc.*, 2022, pp. 1–6.

- [15] H. Zhang, R. Liu, C. Xue, and Y. Li, "Active power enhancement control strategy of grid-forming inverters under asymmetrical grid faults," *IEEE Trans. Power Electron.*, vol. 39, no. 1, pp. 1447–1459, Jan. 2024.
- [16] Z. Li, K. W. Chan, J. Hu, and S. W. Or, "An adaptive fault ride-through scheme for grid-forming inverters under asymmetrical grid faults," *IEEE Trans. Ind. Electron.*, vol. 69, no. 12, pp. 12912–12923, Dec. 2022.
- [17] Z. Shuai, C. Shen, X. Yin, X. Liu, and Z. J. Shen, "Fault analysis of inverter-interfaced distributed generators with different control schemes," *IEEE Trans. Power Del.*, vol. 33, no. 3, pp. 1223–1235, Jun. 2018.
- [18] D. Ramasubramanian and V. Vittal, "Positive sequence model for converter-interfaced synchronous generation with finite DC capacitance," *IEEE Trans. Power Syst.*, vol. 33, no. 3, pp. 3172–3180, May 2018.
- [19] W.-M. Guo, L.-H. Mu, and X. Zhang, "Fault models of inverter-interfaced distributed generators within a low-voltage microgrid," *IEEE Trans. Power Del.*, vol. 32, no. 1, pp. 453–461, Feb. 2017.
- [20] B. Mahamedi, J. G. Zhu, M. Eskandari, L. Li, and A. Mehrizi-Sani, "Analysis of fault response of inverter-interfaced distributed generators in sequence networks," in *Proc. IEEE Ind. Appl. Soc. Annu. Meeting*, 2018, pp. 1–9.
- [21] B. Mahamedi and J. E. Fletcher, "The equivalent models of grid-forming inverters in the sequence domain for the steady-state analysis of power systems," *IEEE Trans. Power Syst.*, vol. 35, no. 4, pp. 2876–2887, Jul. 2020.
- [22] *IEEE Standard for Interconnection and Interoperability of Inverter-Based Resources (IBRS) Interconnecting With Associated Transmission Electric Power Systems*, IEEE Std 2800-2022, pp. 1–180, 2022.
- [23] J. Dolado Fernández, J. Eloy-García, S. Arnaltes, and J. L. Rodríguez-Amenedo, "Sequence control strategy for grid-forming voltage source converters based on the virtual-flux orientation under balanced and unbalanced faults," *Energies*, vol. 16, no. 7, 2023, Art. no. 3056.
- [24] M.-A. Nasr and A. Hooshyar, "Controlling grid-forming inverters to meet the negative-sequence current requirements of the IEEE standard 2800-2022," *IEEE Trans. Power Del.*, vol. 38, no. 4, pp. 2541–2555, Aug. 2023.
- [25] P. Unruh, M. Nuschke, P. Strauß, and F. Welck, "Overview on grid-forming inverter control methods," *Energies*, vol. 13, no. 10, 2020, Art. no. 2589.
- [26] J. M. Guerrero, L. Hang, and J. Uceda, "Control of distributed uninterruptible power supply systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 2845–2859, Aug. 2008.
- [27] B. B. Johnson, S. V. Dhople, J. L. Cale, A. O. Hamadeh, and P. T. Krein, "Oscillator-based inverter control for islanded three-phase microgrids," *IEEE J. Photovolt.*, vol. 4, no. 1, pp. 387–395, Jan. 2014.
- [28] F. Wang, L. Zhang, X. Feng, and H. Guo, "An adaptive control strategy for virtual synchronous generator," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 5124–5133, Sep./Oct. 2018.
- [29] H. Wang, X. Pei, Y. Chen, Y. Kang, and Y.-F. Liu, "Short-circuit fault protection strategy of parallel three-phase inverters," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2015, pp. 1736–1742.
- [30] X. Pei and Y. Kang, "Short-circuit fault protection strategy for high-power three-phase three-wire inverter," *IEEE Trans. Ind. Informat.*, vol. 8, no. 3, pp. 545–553, Aug. 2012.
- [31] N. Bottrell and T. C. Green, "Comparison of current-limiting strategies during fault ride-through of inverters to prevent latch-up and wind-up," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3786–3797, Jul. 2014.
- [32] Y. Khayat, P. Chen, M. Bongiorno, B. Johansson, and R. Majumder, "FRT capability of grid-forming power converters: An anti-windup scheme," *IEEE Trans. Power Electron.*, vol. 39, no. 10, pp. 12842–12855, Oct. 2024.
- [33] A. D. Paquette and D. M. Divan, "Virtual impedance current limiting for inverters in microgrids with synchronous generators," *IEEE Trans. Ind. Appl.*, vol. 51, no. 2, pp. 1630–1638, Mar./Apr. 2015.
- [34] M. G. Taul, X. Wang, P. Davari, and F. Blaabjerg, "Current limiting control with enhanced dynamics of grid-forming converters during fault conditions," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 1062–1073, Jun. 2020.
- [35] C. Liu, X. Cai, R. Li, and R. Yang, "Optimal short-circuit current control of the grid-forming converter during grid fault condition," *IET Renewable Power Gener.*, vol. 15, no. 10, pp. 2185–2194, 2021.
- [36] A. Yazdani and R. Iravani, *Voltage-Sourced Converters in Power Systems*, vol. 34. Hoboken, NJ, USA: Wiley, 2010.
- [37] P. C. Loh, M. J. Newman, D. N. Zmood, and D. G. Holmes, "A comparative analysis of multiloop voltage regulation strategies for single and three-phase UPS systems," *IEEE Trans. Power Electron.*, vol. 18, no. 5, pp. 1176–1185, Sep. 2003.
- [38] Q. Lei, F. Z. Peng, and S. Yang, "Multiloop control method for high-performance microgrid inverter through load voltage and current decoupling with only output voltage feedback," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 953–960, Mar. 2011.
- [39] L. Huang, H. Xin, Z. Wang, L. Zhang, K. Wu, and J. Hu, "Transient stability analysis and control design of droop-controlled voltage source converters considering current limitation," *IEEE Trans. Smart Grid*, vol. 10, no. 1, pp. 578–591, Jan. 2019.
- [40] X. Zhao and D. Flynn, "Freezing grid-forming converter virtual angular speed to enhance transient stability under current reference limiting," in *Proc. IEEE 21st Workshop Control Model. Power Electron.*, 2020, pp. 1–7.
- [41] C. A. Plet and T. C. Green, "Fault response of inverter interfaced distributed generators in grid-connected applications," *Electric Power Syst. Res.*, vol. 106, pp. 21–28, 2014.
- [42] K. G. Saffar, S. Driss, and F. B. Ajaei, "Impacts of current limiting on the transient stability of the virtual synchronous generator," *IEEE Trans. Power Electron.*, vol. 38, no. 2, pp. 1509–1521, Feb. 2023.
- [43] B. Fan and X. Wang, "Fault recovery analysis of grid-forming inverters with priority-based current limiters," *IEEE Trans. Power Syst.*, vol. 38, no. 6, pp. 5102–5112, Nov. 2023.
- [44] M. Eskandari and A. V. Savkin, "On the impact of fault ride-through on transient stability of autonomous microgrids: Nonlinear analysis and solution," *IEEE Trans. Smart Grid*, vol. 12, no. 2, pp. 999–1010, Mar. 2021.
- [45] B. Fan, T. Liu, F. Zhao, H. Wu, and X. Wang, "A review of current-limiting control of grid-forming inverters under symmetrical disturbances," *IEEE Open J. Power Electron.*, vol. 3, pp. 955–969, 2022.



Soham Chakraborty (Member, IEEE) received the B.E. degree in electrical engineering from Bengal Engineering and Science University, Shibpur, India, in 2013, the M.Tech. degree in electrical engineering from the Indian Institute of Technology, Bombay, Mumbai, India, in 2016, and the Ph.D. degree in electrical engineering from the the University of Minnesota, Minneapolis, MN, USA, in 2023. He was with the Department of Electrical Engineering, Indian Institute of Science, Bengaluru, India, as a Junior Research Fellow from 2016 to 2018, on a project funded by Department of Science and Technology, India. He is currently a Postdoctoral Researcher with National Renewable Energy Laboratory, Golden, CO, USA. His main research interests include control and protection of inverter-dominant power systems, stability and operation of grid with renewable energy integration.



Sarasij Das (Senior Member, IEEE) received the Ph.D. degree from the University of Western Ontario, London, ON, Canada, in 2014. He was with the Schneider Electric India Pvt. Ltd., Bengaluru, India, and Power Research and Development Consultants Pvt. Ltd., Bengaluru. He is currently an Associate Professor with the Department of Electrical Engineering, Indian Institute of Science, Bengaluru.



Utkarsh Singh received the Bachelor of Technology degree from NIT Allahabad, Prayagraj, India, in 2016, and the M.Sc. degree from the Delft University of Technology, Delft, The Netherlands, in 2022. Till 2020, he was with Azure Power India, as an Design Engineer. He is currently a HVDC Control & Protection Software Engineer with Hitachi Energy, Ludvika, Sweden, where the focus of his work is on testing and assurance of power-electronics based controls for multi-terminal HVDC transmission.



recipient of the prestigious NWO Veni 2022 grant in the Netherlands. She is an Associate Editor for the *International Journal of Electrical Power & Energy Systems*.

Aleksandra Lekić (Senior Member, IEEE) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the School of Electrical Engineering, University of Belgrade, Belgrade, Serbia, in 2012, 2013, and 2017, respectively. Since 2020, she has been an Assistant Professor with the Faculty of Electrical Engineering, Mathematics and Computer Science, TU Delft, Delft, The Netherlands. She leads the control of the HVDC/AC power systems team, which conducts advanced research in the field of power electronics and power system control. She was the



He was with TU Delft, Delft, The Netherlands, as a Postdoctoral Research from 2016 to 2020 and Guest Researcher since 2021. He joined the National Technological Institute of Mexico (TecNM), Mexico City, from 2020 to 2022. Since 2023, he has been a Research Professor with Tecnológico de Monterrey, School of Engineering and Sciences campus Guadalajara, Zapopan, Mexico. His research interests include primary protection, wide area protection, digital protective relays, and real-time simulation. He is an Associate Editor for Elsevier's *e-Prime - Advances in Electrical Engineering, Electronics, and Energy*.

Jose de Jesus Chavez (Senior Member, IEEE) received the M.Sc. and Ph.D. degrees from the Center for Research and Advanced Studies, National Polytechnic Institute, Mexico City, Mexico, in 2006 and 2009, respectively. In 2009, he joined the RTX-LAB, University of Alberta, Edmonton, AB, Canada, as a visiting Ph.D. student. He joined the Technological Institute of Morelia, Morelia, Mexico, as an Assistant Professor in 2010, where he was a Full Professor in 2012 and the Chair of the Graduate and Research Program in electrical engineering from 2014 to 2016.



Ravi Singh received the Bachelor of Technology degree from NIT Rourkela, Rourkela, India, in 2009, the M.Sc. degree from Aalto University, Espoo, Finland, in 2016, and the Ph.D. degree from TU Eindhoven, Eindhoven, The Netherlands, in 2021. Till 2012, he was with Alstom T&D India as an Electrical Engineer. He is currently a Senior Researcher with DNV, where the focus of his work is on testing and assurance of power-electronics interfaced and digital assets in power grids using controller hardware-in-the-loop techniques.



and actively participated in WG C4.502 and WG A2/C4.39. In 2010, he received the prestigious Dutch Hidde Nijland Prize for extraordinary research achievements. He was the recipient of the IEEE PES Paper Award and IEEE Switchgear Committee Award in 2011. He is an Associate Editor for Elsevier's *International Journal of Electrical Power and Energy Systems* and Co-Editor-in-Chief of *e-Prime, Advances in Electrical Engineering, Electronics and Energy*.

Marjan Popov (Fellow, IEEE) received the Ph.D. degree in electrical power engineering from the Delft University of Technology, Delft, The Netherlands, in 2002. He is also a Chevening Alumnus and, in 1997, he was an Academic Visitor with the University of Liverpool, Liverpool, U.K., working in the Arc Research Group on modeling SF6 circuit breakers. His main research interests include future power systems, large-scale power system transients, intelligent protection for future power systems, and wide-area monitoring and protection. He is a Member of Cigre