

Document Version

Final published version

Citation (APA)

Latorre, A., Soeiro, T. B., Geertsma, R. D., & Polinder, H. (2025). Three-Level Gate Driver for Latching Current Limiter in DC Microgrid Protection. In A. Chub (Ed.), *Proceedings of the IEEE Seventh International Conference on DC Microgrids (ICDCM 2025)* (2025 IEEE 7th International Conference on DC Microgrids, ICDCM 2025). IEEE. <https://doi.org/10.1109/ICDCM63994.2025.11144676>

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

In case the licence states "Dutch Copyright Act (Article 25fa)", this publication was made available Green Open Access via the TU Delft Institutional Repository pursuant to Dutch Copyright Act (Article 25fa, the Taverne amendment). This provision does not affect copyright ownership. Unless copyright is transferred by contract or statute, it remains with the copyright holder.

Sharing and reuse

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

**Green Open Access added to [TU Delft Institutional Repository](#)
as part of the Taverne amendment.**

More information about this copyright law amendment
can be found at <https://www.openaccess.nl>.

Otherwise as indicated in the copyright section:
the publisher is the copyright holder of this work and the
author uses the Dutch legislation to make this work public.

Three-level Gate Driver for Latching Current Limiter in DC Microgrid Protection

Alejandro Latorre

Department of Maritime & Transport Technology
Delft University of Technology
Delft, The Netherlands
j.a.latorrecorrea@tudelft.nl

Thiago Batista Soeiro

Power Electronics Group
University of Twente
Enschede, The Netherlands
t.batistasoeiro@utwente.nl

Rinze Geertsma

Department of Maritime & Transport Technology
Delft University of Technology
Delft, The Netherlands
r.d.geertsma@tudelft.nl

Henk Polinder

Department of Maritime & Transport Technology
Delft University of Technology
Delft, The Netherlands
h.polinder@tudelft.nl

Abstract—The development of DC protection systems is an enabler of widespread adoption of DC microgrids. This paper introduces a three-level gate driver that provides the latching current limiter functionality in a solid-state circuit breaker with unidirectional protection. The proposed gate driver combines the output port description of a well-known, enabled gate driver with a soft turn-off network. The corresponding circuit can be adapted to well-established SSCBs, requiring few modifications which could allow for quick development. The concept, simulation, implementation and experimental validation of the gate driver are in the scope of the paper. The gate driver is implemented and tested in a solid-state circuit breaker prototype, showing the potential to develop further DC protection devices.

Index Terms—DC protections, current limiter, solid-state circuit breaker

I. INTRODUCTION

The development of modern DC microgrids aims to integrate complex systems into a single entity [1]. Both academia and industry have invested significant resources to define requirements, bring these definitions into practice, and exploit the potential benefits. These benefits include simplified integration of alternative energy sources and storage systems, increased control flexibility, and improved overall energy management [2]. As the benefits of this technology become clearer, its deployment has expanded across multiple applications, from grid-connected and isolated land-based DC systems to satellites, covering virtually every transportation technology suitable for electrification [3]–[6]. However, the diversity of applications necessitates a range of hardware solutions, which complicates standardization efforts.

One of the most sensitive subsystems in the design and operation of a DC microgrid is its protection scheme. Selecting a specific protection scheme is critical when system availability is closely tied to personnel safety or mission success. Time discrimination, a well-known approach for achieving selectivity, serves as a baseline in protection schemes for transportation microgrids (e.g., shipping) [7]. This method

segments the microgrid into several sectors, prioritizing power availability based on fault location, and forms the core of breaker-based protection [8], [9]. Although this approach is popular in many DC applications due to its similarities with legacy AC protection technologies, it requires hardware modifications and offers limited performance. In contrast, solid-state circuit breakers (SSCB) and latching current limiters (LCL) have been developed to address areas where traditional protection components are ineffective.

For instance, aerospace DC microgrids use LCLs to protect against faults and their transients [10], [11], while maritime applications often employ a combination of high-speed fuses, mechanical disconnectors, and solid-state circuit breakers [12], [13]. Implementing the complex protection systems required in aerospace or maritime DC microgrids can be challenging with legacy components. In some cases, solid-state solutions are preferred despite their complexity, additional auxiliary subsystems, and higher cost. Furthermore, SSCBs are sometimes used as direct replacements for their AC counterparts, resulting in devices that do not fully exploit their potential and may lack cost-effectiveness in certain scenarios.

LCLs, primarily used in DC microgrids for aerospace applications, employ gate voltage modulation (e.g., hiccup modulation) to control a power switch that ultimately limits the current [10]. One LCL design [14], features a complex architecture with separate control, telemetry, and logic blocks constructed using photolithography. However, its millisecond-scale response time and requirement for custom chips render it impractical. A simpler design in [10] still faces challenges in analog design and magnetic isolation, with response times in the hundreds of microseconds, while the conventional LCL in [15], intended for low-voltage subsystems, provides limited control details and a 2 ms response time. Space-rated, off-the-shelf solutions such as the *Microchip LX7712* [10], [11] require advanced control and measurement circuits, as illustrated in the simplified block diagram in Fig. 1, although such




Fig. 1. LX7712 - Typical Power Switch System Programmable Current Limiting Power Switch For Space. *Extracted from [11].*

features are often unnecessary for less demanding applications.

This work demonstrates a single-pole unidirectional SSCB that functions both as a circuit breaker and a latching current limiter with only minor modifications. The proposed three-level gate driver utilizes the SSCB's SiC MOSFET in the linear region to enable LCL functionality. The paper presents the concept, simulation, implementation, and experimental validation of this gate driver within a SSCB prototype. The proposed gate driver limits the to a safe level during temporary overloads, ensuring that the SSCB trips only when necessary (e.g., during solid short circuits). This strategy can significantly enhance the value of commercial SSCBs by improving both operational safety and system reliability in modern DC microgrids.

The remainder of this document is organized as follows. Section II discusses the gate driver topology and control logic, and includes relevant simulations; Section III covers the experimental validation; and Section IV presents the main conclusions.

II. THREE-LEVEL GATE DRIVER

The proposed gate driver integrates the output characteristics of a well-known enabled gate driver with a soft turn-off network. This section describes the three-level topology that enables the LCL in the SSCB, the required logic control, and the corresponding simulations.




Fig. 2. Proposed three-level gate driver topology with soft turn-off network.




Fig. 3. Simplified schematic of a solid-state circuit breaker with unidirectional protection and bidirectional current flow.

A. Circuit Topology

Figure 2 illustrates the cascaded circuit topology used to achieve the three-level gate voltage. The LCL half-bridge (HB_{LCL}) serves as the power supply for the circuit breaker half-bridge (HB_{CB}), which ultimately drives the power switch S_1 . HB_{LCL} is supplied with $+V_{CC}$ at the positive port, delivering the normal gate voltage to S_1 . The low-side voltage applied to HB_{LCL} determines the latching voltage, as defined by (1), where V_{th} represents the threshold voltage of S_1 .

$$+V_{CC} > +V_{Latch} > V_{th} \quad (1)$$

A high-impedance resistor (R_{HiZ}) prevents unintended gate signal activation when current limiting is disabled or the breaker is tripped. The soft turn-off network enhances the SSCB's dynamic performance during turn-off, reducing voltage ringing. Additional details can be found in [16], [17].

Figure 3 depicts the single-pole SSCB with unidirectional protection used in this study. The no-load switch (NLsw), shown in yellow, provides galvanic isolation after the SiC MOSFET interrupts current flow. An adjacent RC circuit modifies transient short-circuit characteristics to improve selectivity [16]. The series inductance L_d (blue) helps dampen the di/dt surge following a fault [18]. Monitoring the voltage across L_d enables high-speed short-circuit detection [19]. A metal-oxide varistor (MOV), highlighted in red, prevents voltage surges by acting as a resistor when the clamp voltage is reached. A Hall-effect sensor enables instantaneous current measurement




Fig. 4. Latching current limiter gate driver control stage. *Blue*: Rail-to-rail comparators and references, *yellow*: D-latch-based LCL logic, *red*: gate driver input signal.

in series with the SiC MOSFET, supporting the breaking and LCL functions.

B. Latching current limiter control

The LCL operates independently from the circuit breaker's short-circuit logic. Several essential parameters must be defined based on the SSCB's characteristics and intended function.

- **Nominal current:** Rated current in normal operation.
- **Overload factor:** Maximum allowable overload current factor for a predefined duration.
- **LCL time:** Maximum acceptable accumulated time with active LCL.

These parameters form the basis of the LCL logic, illustrated in Fig. 4, which utilizes a D-latch. The measured current $v(i_{hall})$ compared against two reference set points, $v_{overload}$ and v_{latch} , where $v_{latch} > v_{overload}$, to classify the device's state as normal, overload, or overcurrent. These conditions are governed by (2a) to (2c).

$$i(t) \begin{cases} \text{Nominal,} & i(t) < I_{nom} & (2a) \\ \text{Overload,} & 1.2I_{nom} > i(t) > I_{nom} & (2b) \\ \text{LCL,} & i(t) \geq 1.2I_{nom} & (2c) \end{cases}$$

In this design, the LCL triggers when $i(t)$ exceeds $1.2I_{nom}$, where 1.2 represents the overload factor. This means $v(i_{hall}) > v_{latch}$, prompting an increase in the SiC MOSFET's channel resistance, which reduces $i(t)$. The LCL resets once $v(i_{hall})$ drops below $v_{overload}$, allowing $i(t)$ to return to nominal levels. This cycle repeats until the overcurrent condition is cleared or the LCL time is exceeded. To ensure proper operation, V_{latch} and $V_{overload}$ detection circuits must have similar propagation delays when connected to the D-latch. The external signal denoted as *Fault* is normally on indicating the breaker's status, whereas the *Enable* signal is also normally on and must be manually activated by the user or controller.

C. Operation simulation

The LCL functionality was simulated in LTSpice to validate its operation. The SSCB in Fig. 3, incorporating the three-




Fig. 5. Simplified schematic of the testing circuit incorporating the solid-state circuit breaker that features the three-level gate driver. *Purple*: power supply, *blue*: output filter capacitors, *yellow*: Solid-state circuit breaker with LCL, *red*: Load and overload resistances.

TABLE I
SSCB DESIGN PARAMETERS FROM THE PROPOSED DESIGN GUIDELINES.

Parameter	Value
Overload factor	1.2
Dampening inductance L_d	0.47 μ H
Dampening capacitor	300 nF
Dampening resistance	4.3 Ω
On resistance R_{ON}	4.64 Ω
Off resistance R_{OFF}	9.28 Ω
LCL threshold	3.2 A
LCL maximum temperature rise	25 K
Maximum LCL cycles	22957000
Maximum LCL time $t_{LCL,max}$	22.7 s
Actual LCL time	20 μ s
LCL delay*	250 ns
Commercial gate Driver	IXYS IXDD609SI
SiC MOSFET	Infineon IMW120R040M1H
High-speed D-Latch	TI SN74AHCT74DR

* Measured value

level gate driver from Fig. 2, was tested using the circuit in Fig. 5. The simulation was performed in two stages. 1) Validate the three-level gate driver operation and 2) confirm proper LCL functionality and control. Table I summarizes the implementation and simulation parameters. The maximum temperature rise follows *manufacturer recommendations* to keep a temperature margin of at least 20 K under the maximum of the component. In this case, the assumed ambient temperature is 45 °C. The maximum number of LCL cycles was estimated by extrapolating the temperature rise per cycle, determined by power losses in each cycle.

1) *Three-level gate driver as LCL:* Reducing the gate voltage to a preset V_{Latch} forces the SiC MOSFET into the linear region. According to (3), v_{GS} influences the semiconductor's parasitic capacitance, requiring charge removal to reach this state.

$$C_{gs} = \frac{Q_{gs}}{V_{GS}} \quad (3)$$

Figure 6 illustrates current paths during one LCL cycle and their impact on v_{GS} . Initially, v_{GS} (blue) is at $+V_{CC}$, requiring minimal on-state current for the power switch. When the LCL command (red) switches to logic one, a current overshoot occurs through the low-side switch of HB_{LCL} (dashed red), which is connected to $+V_{Latch}$.




Fig. 6. Simulation of the gate driver current signals during one latching current limiting cycle, *top-blue*: gate-source voltage, *top-red*: LCL signal command, *bottom-green* current through the upper switch in HB_{LCL} , *bottom-red* current through the lower switch in HB_{LCL} , *bottom-purple* current through upper switch in HB_{CB} .

The simulation also shows a minor current undershoot through the top-side switch of HB_{LCL} (green), primarily due to turn-off processes, which are negligible. The top-side switch current in HB_{CB} (purple) follows a waveform similar to the low-side switch of HB_{LCL} , remaining active during the LCL operation. Upon LCL reset, a complementary effect is observed. The top-side switch of HB_{LCL} has a small current overshoot, while its low-side switch shows a clear undershoot. This confirms that the gate current direction changes during LCL operation, leading to the steady ramp-down of v_{GS} after the initial step-down.

2) *LCL operation*: This section further examines the role of the three-level gate driver in SSCB operation as an LCL. Fig. 7 presents simulated LCL cycles, controlled by the proposed gate driver. The current (blue) surpasses the LCL threshold of 3.7 A triggering the LCL command signal (green) after a delay of approximately 310 ns, followed by a drop in v_{GS} (yellow). The current initially continues to rise, peaking at around 4.7 A, before sharply decreasing due to increased resistance. When the current falls below 3.5 A, the system exits the overcurrent state, resetting the latch and restoring v_{GS} to normal. The simulation model accounts for the system line inductance, estimated at approximately 8.32 μH . This explains the substantial current oscillations and their rising characteristics observed during operation.

III. EXPERIMENTAL VALIDATION

The three-level gate driver in Fig. 2 and its corresponding control (Fig. 4) were integrated into the SSCB (Fig. 3) for




Fig. 7. Simulation of the latching current limiter functionality by using the proposed three-level gate driver. *Green*: LCL signal command, *yellow*: Gate-source voltage, *blue*: circuit breaker current.




Fig. 8. Implementation of the solid-state circuit breaker with latching current limiter using the three-level gate driver. *Green*: Power board, *red*: control board, *blue*: three-level gate driver board.

validation using the test circuit shown in Fig. 5. The prototype, visible in Fig. 8, consists of three boards. The gate drive board (blue), the LCL controller and safety board (red), and the SSCB power board (green). The experimental tests aimed to verify the functionality of the proposed gate driver and LCL controller by analyzing LCL operation. Fig. 9 presents the experimental validation results, showing the latching command signal (green), v_{GS} (yellow), and output current (blue). The test was conducted using a 50 V DC power supply and the current limit was set at 3.1 A. As observed in Fig. 9, when the LCL threshold is exceeded, the command signal switches to logic zero, causing the gate driver voltage to drop to $+V_{Latch}$. This, in turn, forces a current reduction, eventually restoring the command signal to logic one and resetting the latch, as expected from the designed logic.

The experimental results in Fig. 9 closely align with the



Fig. 9. Experimental results of the latching current limiter functionality by using the proposed three-level gate driver. *Green*: LCL signal command, *yellow*: Gate-source voltage, *blue*: circuit breaker current.

simulation results in Fig. 7. Some quantitative discrepancies are attributed to variations in impedance characterization, measurement constraints, and circuit limitations. The experiment recorded a peak current of 3.3 A with a propagation delay of approximately 250 ns. Both simulation and experimental data indicate that the current rise time is about 1 μ s, mainly due to circuit and damping inductance effects.

To anticipate component failure, power losses in the SiC MOSFET during LCL cycles were estimated. However, no signs of immediate semiconductor degradation were observed in the experiments, given the selected components and test conditions. Additionally, as a precaution for exploratory studies, the LCL controller was programmed to interrupt and interlock the LCL after 20 μ s, ensuring a conservative test.

IV. CONCLUSION

This paper presented a three-level gate driver designed for DC protection devices, which was successfully validated through experimental testing. The proposed approach enables the integration of latching current limiter functionality into existing solid-state circuit breakers with minimal modifications, making it adaptable to a wide range of DC applications. By combining current limiting and circuit breaking capabilities, the gate driver transforms SSCBs into multifunctional protection devices. The LCL adds meaningful value with low added complexity, enhancing SSCBs beyond mere replacements for traditional AC breakers. Importantly, the proposed solution can be implemented using off-the-shelf components, requiring only careful PCB layout, and no specialized hardware is needed. Future work will focus on refining the implementation guidelines and investigating long-term reliability, particularly the impact of repeated LCL cycling on SiC MOSFETs. The current scalability and the effects of LCL for high power DC systems must be investigated further.

ACKNOWLEDGMENTS

This work was supported by the Netherlands Enterprise Agency through the MENENS Project under Grant

REFERENCES

- [1] R. Lasseter and P. Paigi, "Microgrid: a conceptual solution," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551)*, vol. 6, 2004, pp. 4285–4290 Vol.6.
- [2] J. M. Guerrero, J. C. Vasquez, J. Matas, L. G. D. Vicuña, and M. Castilla, "Hierarchical control of droop-controlled ac and dc microgrids - a general approach toward standardization," *IEEE Trans. Ind. Electron.*, vol. 58, pp. 158–172, 1 2011.
- [3] R. M. Cuzner and H. JiangBiao, "Power electronic converters impacts on mvdc system architectures," in *Medium voltage DC system architectures*, B. Grainger and R. W. De Doncker, Eds. Stevenage, United Kingdom: IET, 2021, pp. 19–94.
- [4] D. Kumar and F. Zare, "A comprehensive review of maritime microgrids: System architectures, energy efficiency, power quality, and regulations," *IEEE Access*, vol. 7, pp. 67 249–67 277, 5 2019.
- [5] Q. Xu, X. Hu, P. Wang, J. Xiao, P. Tu, C. Wen, and M. Y. Lee, "A decentralized dynamic power sharing strategy for hybrid energy storage system in autonomous dc microgrid," *IEEE Trans. Ind. Electron.*, vol. 64, pp. 5930–5941, 7 2017.
- [6] D. Tan, D. Baxter, S. Foroozan, and S. Crane, "A first resilient de-dominated microgrid for mission-critical space applications," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 4, 2016.
- [7] S. Kim, S. N. Kim, and D. Dujic, "Extending protection selectivity in dc shipboard power systems by means of additional bus capacitance," *IEEE Trans. Ind. Electron.*, vol. 67, pp. 3673–3683, 5 2020.
- [8] R. M. Cuzner, "Power electronics packaging challenges for future warship applications," in *IEEE International Workshop on Integrated Power Packaging, IWIPP 2015*. IEEE, 10 2015, pp. 5–8.
- [9] L. Qi, A. Antoniazzi, L. Raciti, and D. Leoni, "Design of solid-state circuit breaker-based protection for dc shipboard power systems," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, pp. 260–268, 3 2017.
- [10] A. Lopez, P. F. Mijaja, M. Arias, and A. Fernandez, "Circuit proposal of a latching current limiter for space applications based on a SiC n-mosfet," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, pp. 5474–5485, 10 2022.
- [11] Microchip, "Lx7712 - 126v, 5a, lcl/rcl programmable current limiting power switch for space," pp. 1–32, 2024.
- [12] DNV-GL, "Rules for classification ships part 4 systems and components chapter 8 electrical installations," pp. 1–201, 7 2020.
- [13] IEEE Std 1709-2018, "(revision of IEEE std 1709-2010) recommended practice for 1 kv to 35 kv medium-voltage dc power systems on ships," pp. 1–54, 2018.
- [14] R. H. G. Chacon, A. V. Dias, A. A. D. Santos, P. C. Secheusk, S. Manea, J. A. Diniz, and S. Finco, "A latching current limiter with telemetries for space applications," in *Proceedings - 34th SBC/SBMicro/IEEE/ACM Symposium on Integrated Circuits and Systems Design, SBCCI 2021*. IEEE, 8 2021.
- [15] A. V. Dias, J. A. Pomilio, and S. Finco, "A current limiting switch for applications in space power systems," in *Proceedings - 2017 IEEE Southern Power Electronics Conference, SPEC 2017*, vol. 2018-January. IEEE, 7 2017, pp. 1–6.
- [16] N. H. V. D. Blij, P. Purgat, T. B. Soeiro, L. M. Ramirez-Elizondo, M. T. Spaan, and P. Bauer, "Decentralized plug-and-play protection scheme for low voltage dc grids," *Energies* 2020, vol. 13, p. 3167, 6 2020. [Online]. Available: <https://www.mdpi.com/1996-1073/13/12/3167>
- [17] M. Stecca, P. Tiftikidis, T. B. Soeiro, and P. Bauer, "Gate driver design for 1.2 kv sic module with pcb integrated rogowski coil protection circuit," in *2021 IEEE Energy Conversion Congress and Exposition, ECCE 2021 - Proceedings*. IEEE, 2021, pp. 5723–5728.
- [18] L. Qi, X. Song, T. Strassel, and A. Antoniazzi, "Abb's recent advances in solid-state circuit breakers," in *Power Systems Direct Current Fault Protection Basic Concepts and Technology Advances*, I. C. Kizilyalli, Z. J. Shen, and D. W. Cunningham, Eds. Cham, Switzerland: Springer, 2023, pp. 39–74.
- [19] P. Purgat, S. Shah, N. van der Blij, Z. Qin, and P. Bauer, "Design criteria of solid-state circuit breaker for low-voltage microgrids," *IET Power Electronics*, vol. 14, pp. 1284–1299, 5 2021. [Online]. Available: <https://ietresearch.onlinelibrary.wiley.com/doi/10.1049/pel2.12089>