RF Potential of a 0.18-µm CMOS Logic Device Technology

Joachim N. Burghartz, Senior Member, IEEE, Michael Hargrove, Member, IEEE, Charles S. Webster, Robert A. Groves, Member, IEEE, Michael Keene, Member, IEEE, Keith A. Jenkins, Senior Member, IEEE, Ronald Logan, and Edward Nowak, Associate Member, IEEE

Abstract—The radio-frequency (rf) performance of a 0.18- μ m CMOS logic technology is assessed by evaluating the cutoff and maximum oscillation frequencies (f_T and f_{\max}), the minimum noise figure (F_{\min}) and associated power gain (G_a), and the 1/f-noise of the devices. Gate-biasing and channel-length and gate-finger-length adjustments are identified as means to optimize the rf performance without any technology process modifications. Changing to N₂O gate dielectrics is shown to greatly reduce the 1/f noise without sacrificing the ac performance. The power amplifier characteristics of CMOS at low power levels are also discussed.

Index Terms—CMOS FET's, CMOS power amplifiers, HF receivers, HF radio communication, HF transmitters, impedance matching, microwave devices, microwave FET's, microwave receivers, microwave transmitters, MOS devices, MOSFET's, semiconductor device breakdown, semiconductor device noise, semiconductor devices.

I. INTRODUCTION

THE strongly emerging wireless communication market needs device technologies that are capable to produce high product volumes at extremely low cost. Those requirements are best met by complementary metal-oxide-semiconductor (CMOS) technology. The device physics and structure of CMOS is very similar to that of the metal-semiconductor field-effect transistor (MESFET), which has long been established as a preferred microwave device [1]. Consequently, substantial research is in progress today to investigate and optimize CMOS for rf applications. Many of those attempts invest in major modifications of the device structure in order to optimize the maximum oscillation frequency (f_{max}) and the minimum noise figure (F_{\min}) of the transistor. That includes the formation of metal T-gate [2], [3] or polycide-gate structures, in order to minimize the gate resistance, and the use of silicon-on-insulator (SOI) [5]–[9], silicon-on-sapphire (SOS) [2], [3], high-resistivity silicon (HRS) [5], [6], [8], and device suspension [10] for reduced substrate losses. Other attempts stay more in line with the developments of CMOS

Manuscript received September 9, 1999; revised November 24, 1999. The review of this paper was arranged by Editor W. Weber.

J. N. Burghartz is with the DIMES, Delft University of Technology, 2600 GB Delft, The Netherlands (e-mail: burgh@dimes.tudelft.nl).

M. Hargrove, R. Groves, R. Logan are with the IBM Microelectronics Division, Hopewell Junction, NY 12533 USA.

C. Webster, M. Keene, and E. Nowak are with the IBM Microelectronics Division, Essex Junction, VT 05452 USA.

K. A. Jenkins is with the IBM T. J. Watson Research Center, Hopewell Junction, NY 12533 USA.

Publisher Item Identifier S 0018-9383(00)02732-5.

logic in order to fully utilize the manufacturing environment of this well-established technology [11]–[19]. A good approach that has been taken by various companies is to first evaluate an existing CMOS logic process for its rf capability and then decide on the reasonable investments in order to improve the rf performance.

In this paper, we present a comprehensive evaluation of a 0.18 μ m CMOS process [20] and demonstrate its excellent rf device characteristics. In addition to the CMOS transistors, this technology offers low-resistivity copper (Cu) metallization, which is benefical for the integration of spiral inductors and metal-insulator-metal (MIM) capacitors that are essential components of an rf technology [21].

In Section II, we describe the 0.18- μ m CMOS logic technology. The RF characteristics will be presented and discussed in Section III, and some conclusions will be given in Section IV.

II. 0.18- μ m CMOS TECHNOLOGY AND TEST DEVICES

A 0.18- μ m CMOS logic technology has been demonstrated recently with n-MOS and p-MOS devices having channel lengths of 0.06 μ m and 0.08 μ m, respectively, and operating at a voltage of 1.5 V [20]. The fabrication process features a gate oxide of 3.6 nm, retrograde wells, and strong halos coupled with shallow junctions to suppress the short channel effects. The gate oxide has been implanted with nitrogen (N₂) in order to improve the device reliability; devices with an N₂O gate oxide (nitrided oxide) have been fabricated for comparisons. Excellent device behavior had been demonstrated for n-MOS and p-MOS devices down to channel lengths of 0.055 μ m and 0.07 μ m, respectively. The technology also features tungsten (W) local interconnects, followed by Cu interconnects at all wiring levels.

Test devices were fabricated with effective channel lengths $(L_{\rm eff})$ of 0.08 μ m, 0.096 μ m, and 0.112 μ m for n-MOS and 0.01 μ m, 0.012 μ m, and 0.014 μ m for p-MOS. The channel width (W) was 63 μ m in all cases, but the n-MOS transistors were built in versions with two, four, eight, or sixteen gate conductor fingers (m) in order to vary the gate-finger length and thus the gate resistance. The p-MOS devices were only available with four gate-conductor fingers (m = 4). For the 1/f noise measurements different transistors, which had $m = 1, W = 10 \,\mu$ m, and $L_{\rm eff} = 0.25 \,\mu$ m, were used.

Fig. 1 shows the I_g - V_{ds} and the I_d - V_{ds} characteristics of n-MOS and p-MOS transistors with effective gate lengths of 0.096 μ m and 0.12 μ m, respectively. It will be shown later that



Fig. 1. (a) I_d - V_{gs} and (b) I_d - V_{ds} characteristics of a 0.096- μ m n-MOS and a 0.12- μ m p-MOS transistor.

those gate lengths, rather than the gate lengths for logic applications, provide an optimum set of rf figures-of-merit (FOM).

III. RF CHARACTERISTICS

High-frequency measurements were carried out in order to determine the FOM's for rf applications, i.e., the frequency limits f_T (cut-off frequency) and f_{max} , the F_{min} , the 1/f noise level, and the power gain and power added efficiency (PAE) if operated as a power device at low power levels. The frequency limits were derived from S-parameter measurements using an HP8510 network analyzer with test frequencies up to 40 GHz. The parasitics associated with the probe pads were deimbedded. The noise figure and the associated gain were measured in an ATN NP5 noise measurement system without deimbedding the pad parasitics. The 1/f noise spectral power density was measured by using a home-built test system. Power gain and PAE were determined from tests with an ATN LP1 load-pull system.

Next, we discuss how the FOM's can vary with bias and device geometry, and how one can arrive at an optimum configuration for rf applications.

A. Bias Dependencies

The first obvious parameters that can easily be adjusted are the gate/source (V_{gs}) and drain/source (V_{ds}) voltages. Generally, it is desirable to search for conditions at which the lowest value of F_{\min} can be provided with a maximum associated power gain (G_a) . The operating point should also be near the peak values of f_T and f_{max} . For power amplifier optimization one looks for a maximum PAE at the highest possible output power. Fig. 2 shows the dependencies of the transconductance (g_m) , the output conductance (g_{ds}) , the f_T , and the f_{max} for n-MOS and p-MOS as a function of V_{gs} , and thus the drain current (I_d) , with a constant $|V_{ds}| = 1.5$ V. The transconductance develops a distinct maximum at a certain bias. The reduced g_m at low bias is a result of the large thickness of the channel near weak inversion condition [22], while mobility degradation can lower g_m at high fields [23]. In the discussed 0.18- μ m CMOS technology the mobility degradation was obviously more pronounced for the n-MOS [Fig. 2(a)] as for p-MOS [Fig. 2(b)] within the bias boundaries. The f_T shows a similarly strong bias dependence since it relates to g_m as

$$f_T = \frac{g_m}{2\pi C_{GS}}.$$
 (1)

The f_{max} has a weaker bias dependence than the f_T because it relates to f_T as

$$f_{\rm max} = \frac{f_T}{2\sqrt{(g_{ds}(R_G + R_S) + 2\pi f_T R_G C_{GD})}} \quad [14] \quad (2)$$

with the gate resistance (R_G) , the source contact resistance (R_S) , and the gate/drain capacitance (C_{GD}) . It is first obvious from (2) that R_G appears in both terms of the denominator, indicating the importance of this parameter, as we will illustrate in Section III-B. If the second term of the denominator is much larger than the first one, f_{max} is proportional only to $\sqrt{f_T}$, diminishing somewhat the strong bias dependence of f_T and g_m . The first term of the denominator can be large if g_{ds} increases strongly, such as for the p-MOS at high bias [Fig. 2(b)]. Then, f_{max} can decay at a bias where the f_T is not yet reduced, as Fig. 2(b) shows.

Other FOM's, that have a distinct bias dependence, are the F_{\min} and the G_a , as shown in Fig. 3. The lowest values of F_{\min} are quite similar for n-MOS and p-MOS, which is an indication that F_{\min} is limited to a large extent by the resistances of the silicided drain/source and gate regions. This is due to the fact that the silicidation makes the resistances of those regions very similar for p-MOS and n-MOS. Minima appear at different drain currents, due to the difference in majority carrier mobility. G_a , however, was higher for the n-MOS, as expected from the comparably higher $f_{\rm max}$ (Fig. 2). Using $F_{\rm min}$ as the premier FOM, the optimum bias was found at about $|V_{qs}| = 1$ V (Figs. 2 and 3). From Fig. 2 it becomes obvious that this bias condition coincides with the maxima of g_m , f_T , and f_{max} for the n-MOS, while for the p-MOS it was found somewhat below those maxima. The fact, that the optima of all FOM's cluster near about the same bias point for the n-MOS is an additional advantage of this device for rf application, besides the higher maximum values of g_m , f_T , f_{max} , and G_a compared to the p-MOS.

In addition to the dependence of the FOM's on V_{gs} , we have also investigated the impact of a variation of V_{ds} at a fixed V_{gs} . Similarly to the findings in [15], we observed that this bias dependence was comparably small. A discussion of this effect was therefore not included in the paper.



Fig. 2. Bias dependence of cut-off frequency, maximum oscillation frequency, transconductance, and output conductance of a 0.096- μ m n-MOS and a 0.12- μ m p-MOS transistor.



Fig. 3. Bias dependence of the minimum noise figure and the associated gain of a 0.096- μ m n-MOS and a 0.12- μ m p-MOS transistor.

B. Effect of Gate Resistance

The significance of the gate resistance on the most important FOM's, F_{min} and f_{max} , has already been addressed in Section III-A and is extensively discussed and demonstrated in [14]. The effect of RG on F_{min} is obvious from Fukui's approximation [24], which is

$$F_{\min} = 1 + K \frac{f}{f_T} \sqrt{\left(g_m(R_G + R_S)\right)} \tag{3}$$

with K being a fitting factor. A small gate resistance therefore leads to both an increased $f_{\rm max}$ and a reduced $F_{\rm min}$. To investigate the effect of R_G experimentally we have fabricated n-FET's with the same total widths but different numbers of gate fingers. This resulted in a variation of the gate finger length from $L_f = 3.95 \ \mu m$ for m = 16 up to $L_f = 31.5 \ \mu m$ for m =



Fig. 4. Frequency dependence of (a) the maximum available gain and (b) the minimum noise figure and the associated gain of n-FET's with a total channel width of 63 μ m and gate finger length ranging from 3.95 μ m to 31.5 μ m.



Fig. 5. Bias dependence of (a) the transconductance, the output conductance, the cut-off frequency, and the maximum oscillation frequency and (b) the minimum noise figure and the associated gain at 5.1 GHz of an n-FET with 16 gate fingers of 3.95 μ m length and an effective channel length of 0.096 μ m.

2. The maximum available gain (G_{max}) was calculated from S-parameter measurements up to 40 GHz in order to determine



Fig. 6. Channel length dependence of the transconductance, the output conductance, the cut-off frequency, and the maximum oscillation frequency of an n-FET and a p-FET with four gate fingers of 7.9 μ m length at a gate bias of ± 1 V.

 f_{max} [Fig. 4(a)]. It is obvious that f_{max} improves steadily from a value of about 22 GHz at m = 2 to about 43 GHz at m = 16.

The unilateral gain (U) versus frequency was also determined, showing the same trend and very similar frequency limits (f_U) to those of the maximum available gain. The f_U is often used in place of f_{max} to characterize a microwave transistor if the test frequency is much smaller than the frequency limits so that one has to rely on extrapolation. Here, with measurement frequencies up to 40 GHz and f_{max} and f_U below 45 GHz, we believe that all frequency limits were determined with a very good accuracy. Differences in the f_T 's due to the variation in the number of gate fingers were not noticeable, as expected.

As shown in Fig. 4(a), the degree of improvement of f_{max} decreases as the number of gate fingers approaches m = 16, showing that for this device structure the impact of R_G is quite small. The result also demonstrates that a reduction of R_G to a negligible level is possible through a proper device layout and does not necessarily require sophistigated T-gate structures [2]–[4]. Fig. 4(b) shows that a similar observation can be made for F_{\min} and G_a . It is obvious that a ratio G_a/F_{\min} of 10 dB can be maintained at frequencies > 10 GHz with $L_f = 3.95 \,\mu\text{m}$ (m = 16).

The bias dependence of an n-FET with m = 16 is illustrated in Fig. 5. In comparison to the *n*FET with m = 4, F_{\min} is reduced from about 1.5 dB to 0.5 dB and G_a is increased from about 12 dB to 15 dB at 5.1 GHz. The f_{\max} is increased from 32 GHz to 43 GHz. The results in Fig. 5, in contrast to those in Figs. 2 and 3, suggest that $V_{gs} = 1$ V does not present the optimum bias for this improved layout (m = 16); a bias near $V_{gs} = 0.8$ V with $I_d \simeq 10$ mA would provide $F_{\min} \simeq 0.2$ dB at 5.1 GHz and still be near the highest values of f_{\max} and f_T .

C. Dependence on Channel Length

The effect of the channel length on the FOM's has been investigated by fabricating n-FET's and p-FET's (m = 4) with three different channel lengths (Figs. 6 and 7). As expected, the g_m and the f_T improve toward smaller channel length, while the g_{ds} increases and thus worsens. The f_{max} of the n-FET was found to be fairly independent of channel length, but for the p-FET it increased noticeably due to the limited f_T , which was almost as low as f_{max} for the longest channel [Fig. 6(b)]. Similar observations were made for the minimum noise figure and the associated gain (Fig. 7). The n-FET had a softly marked optimum near 0.1 μ m channel length [Fig. 7(a)]. The p-FET, since suffering from a relatively low f_T at all channel lengths, had the lowest F_{\min} and the highest G_a for the narrowest channel [Fig. 7(b)]. Since for the n-FET F_{\min} had an optimum near $L_{eff} = 0.1 \ \mu m$ (Fig. 7(a)) and f_{max} did not show a pronounced dependence on channel length [Fig. 6(a)] we consider the n-FET layout with m = 16 and $L_{\text{eff}} = 0.1 \,\mu\text{m}$ the optimum device geometry for the given CMOS technology.

D. Impact of Gate Oxide Quality

Besides the high-frequency FOM's, discussed so far, the 1/fnoise is of importance since, e.g., it affects the phase noise of a voltage-controlled oscillator (VCO) and can appear in the output spectrum of a mixer. The 1/f noise level depends mainly on the conditions near the oxide-silicon interface, and therefore on interface states, oxide traps, and border traps [25]. The quality of the gate-oxide is consequenctly of premier importance. In the deep-submicrometer regime the conventional thermal gate oxide has to be replaced by a nitrided oxide in order to provide sufficient device reliability and to prevent boron penetration through the gate dielectric of the p-MOS [26]. Nitridation of the gate oxide can be achieved in situ by depositing N_2O or by implanting nitrogen into a thermally-grown gate oxide. The latter approach has the advantage that the thickness of the gate dielectric can be as well controlled as that of a thermal oxide, but the nitrogen implantation may result in a higher interface-state density.

We have investigated the 1/f noise in n-MOS and p-MOS devices which were identical to the high-frequency test transistors, except for the different gate dielectrics. The main test transistors had longer channels compared to the devices discussed earlier to reduce potential perimeter effects. But in fact, the comparison of transistors with different channel lengths has shown that edge effects are small as far as the 1/f noise is concerned. The first set of n-MOS and p-MOS devices had N₂O gate dielectrics, while the second and third sets of devices had nitrogen-implanted gate



Fig. 7. Channel length dependence of the minimum noise figure and the associated gain at 5.1 GHz for an n-FET and a p-FET with four gate fingers of 7.9 μ m length at a gate bias of ± 1 V.

oxides with implantation doses of 2×10^{14} cm⁻² and 5×10^{14} cm⁻², respectively. The measurement results showed that the 1/f noise level was higher for the implanted oxides and was increased with higher implantation dose for both n-MOS and p-MOS (Fig. 8).

Besides the 1/f noise, the ac characteristics of the test transistors were measured as well to evaluate any effect of the differences in gate dielectric quality and thickness on the device speed. The transconductances were found to be very similar, indicating that the channel lengths and thicknesses of gate dielectrics were nearly identical (Fig. 9). The cut-off frequency of the implanted-oxide devices was slightly higher than that of the N₂O-oxide transistors, but the difference was not larger than the estimated error associated with the S-parameter extraction method ($\approx 10\%$). The important result from the 1/f noise evaluations was therefore that the *in situ* nitridation of the gate oxide can lead to a significant reduction of the low-frequency noise behavior of MOSFET's without any significant degradation of the device speed. *In situ* nitrided gate dielectrics seem therefore to be prefereable for rf applications.

E. Power Transistor Performance

For power amplifier optimization, a maximum PAE, including the output impedance matching section, at the highest possible output power is desirable. (Losses in the matching section lead to a reduced PAE, particularly if the impedance mismatch between the transistor and the antenna switch is significant.) In this work, we have investigated only the intrinsic power-amplifier performance using on-chip load-pull measurements (ATN LP1) on a comparably small transistor with an



Fig. 8. Noise power spectra of (a) an n-FET and (b) a p-FET with one gate finger of 10 μ m length at a gate and drain bias of ± 1 V for different types of gate oxides.



Fig. 9. Cutoff-frequency and transconductance versus the drain current of n-MOS transistors with different gate dielectrics but otherwise identical features.

output power close to 10 mW in the range of 900 MHz to 2.4 GHz (Fig. 10). The transistor was operated at the maximum supply voltage of 1.5 V, the output matching was optimized for PAE rather than output power, and the input matching was optimized near the 3-dB output power compression point. For this low-power transistor the amplifier characteristics were excellent, as shown by a power gain of 23 dB and a maximum PAE of near 65% at 900 MHz. Those values were somewhat degraded to 19 dB and 57% at 2.4 GHz, as expected. The



Fig. 10. Output power, power gain, and power-added-efficiency (PAE) of an n-FET with 16 gate fingers of $3.95 \,\mu$ m length at a gate and drain bias of $1.5 \,$ V at 900 MHz and 2.4 GHz.

PAE-maximum was shifted somewhat beyond the fall-off of the power gain due to the input matching conditions and the output matching for maximum PAE. It seems obvious to achieve higher power levels by forming arrays of such power-transistor cells with the appropriate size. But one has to consider that the performance levels discussed here only apply to the internal device. Therefore, with the lower output impedance of the larger power transistor arrays the impedance mismatch between amplifier output and antenna is higher, leading to a comparably bigger loss in the impedance matching section and thus a reduced total PAE. The PAE is further reduced in large arrays by the comparably higher losses in the interconnects [27]. As a result, power amplifiers based on scaled CMOS, as used for logic applications, may only perform sufficiently well as power transistors at very low power levels and in rf micro-cell applications [28]. MOS devices, that are not scaled and specifically designed for rf power applications, however, have been demonstrated with good rf power characteristics up to 1.9 Ghz [29].

IV. CONCLUSIONS

This paper has shown that a CMOS technology designed for logic applications can exhibit very respectful rf device characteristics. The highlights of the 0.18 μ m CMOS technology discussed here are a cutoff-frequency of 68 GHz, a maximum oscillation frequency of 42 GHz, and a minimum noise figure of < 0.5 dB at 5.1 GHz with 15 dB associated gain. It was found that the 1/f-noise could be improved by using an *in situ* nitrided gate dielectric film in place of using nitrogen implantation without sacrificing significantly the transconductance and the cutoff-frequency. For a small, 10-mW power transistor an internal power gain of about 20 dB and an internal PAE of close to 60% were measured for frequencies up to 2.4 GHz. At higher power levels, however, a reduced PAE is expected as a result of the strong impedance mismatch, and thus the high losses in the impedance matching network, due to the low output impedance of the device. Overall, scaled CMOS technology seems to be well suited with, however, the restriction to low transmission power levels.

ACKNOWLEDGMENT

The authors wish to acknowledge the silicon fabrication facility of the IBM Microelectronics Division, Hopewell Junction, NY, and in particular Dr. S. Crowder and Dr. L. K. Han, for the fabrication of the test devices. They are also grateful to Dr. B. Davari, Dr. L. Su, and Dr. E. Crabbe for their support.

REFERENCES

- C. A. Liechti, "Microwave field-effect transistors—1976," *IEEE Trans. Microwave Theory Tech.*, vol. 24, pp. 279–300, 1976.
- [2] A. E. Schmitz et al., "A deep-submicrometer microwave-digital CMOS/SOS technology," *IEEE Electron Device Lett.*, vol. 12, pp. 16–17, 1991.
- [3] P. R. de la Houssaye *et al.*, "Microwave performance of optically fabricated T-gate thin film silicon-on-sapphire based MOSFET's," *IEEE Electron Device Lett.*, vol. 16, pp. 289–292, 1995.
- [4] C. Raynaud *et al.*, "High-frequency performance of submicrometer channel-length silicon MOSFET's," *IEEE Electron Device Lett.*, vol. 12, pp. 667–669, 1991.
- [5] A. L. Caviglia, R. C. Potter, and L. J. West, "Microwave performance of SOI n-MOSFET's and coplanar waveguides," *IEEE Electron Device Lett.*, vol. 12, pp. 26–27, 1991.
- [6] M. H. Hane *et al.*, "MICROX—An all-silicon technology for monolithic microwave integrated circuits," *IEEE Electron Device Lett.*, vol. 14, pp. 219–221, 1993.
- [7] J. P. Colinge *et al.*, "A low-voltage, low-power microwave SOI MOSFET," in *Proc. IEEE Int. SOI Conf.*, 1996, pp. 128–129.
- [8] A. Hürrich *et al.*, "SOI-CMOS technology with monolithically integrated active and passive RF devices on high resistivity SIMOX substrates," in *Proc. IEEE Int. SOI Conf.*, 1996, pp. 130–131.
- [9] Y.-C. Tseng *et al.*, "Comprehensive study on ac characteristics in SOI MOSFET's for analog applications," in *Dig. Tech. Papers Symp. VLSI Technology*, 1998, pp. 112–113.
- [10] D. Hisamoto, S. Tasnaka, T. Tanimoto, Y. Nakamura, and S. Kimura, "Silicon RF devices fabricated by ULSI processes featuring 0.1-μm SOI-CMOS and suspended inductors," in *Dig. Tech. Papers Symp. VLSI Technology*, 1996, pp. 104–105.
- [11] D. C. Shaver, "Microwave operation of submicrometer channel-length silicon MOSFET's," *IEEE Electron Device Lett.*, vol. 6, pp. 36–39, Jan. 1984.
- [12] N. Camillieri, J. Costas, D. Lovelace, and D. Ngo, "Silicon MOSFET's, the microwave device technology for the 90s," in *Dig. IEEE Symp. Microwave Theory and Techniques*, 1993, pp. 545–548.
- [13] R. R. J. Vanoppen, J. A. M. Geelen, and D. B. M. Klaassen, "The high-frequency analogue performance of MOSFETs," in *IEDM Tech. Dig.*, 1994, pp. 173–176.
- [14] S. P. Voinigescu, S. W. Tarasewicz, T. MacElwee, and J. Ilowski, "An assessment of the state-of-the-art 0.5 μm bulk CMOS technology for RF applications," in *IEDM Tech. Dig.*, 1995, pp. 721–724.
- [15] H. S. Momose *et al.*, "High-frequency ac characteristics of 1.5 nm gate oxide MOSFETs," in *IEDM Tech. Dig.*, 1996, pp. 105–108.
- [16] T. Ohguro et al., "0.2 μm analog CMOS with very low noise figure at 2 Ghz operation," in Dig. Tech. Papers Symp.VLSI Technology, 1996, pp. 132–133.
- [17] "0.18 μ m CMOS technology for high-performance, low-power, and RF applications," in *Dig. Tech. Papers Symp.VLSI Technology*, 1997, pp. 13–14.
- [18] H. S. Momose *et al.*, "RF noise in 1.5 nm gate oxide MOSFET's and the evaluation of the NMOS LNA circuit integrated on a chip," in *Dig. Tech. Papers Symp.VLSI Technology*, 1998, pp. 96–97.
- [19] T. Ohguro *et al.*, "High performance RF characteristics of raised gate/source/drain CMOS with Co salicide," in *Dig. Tech. Papers Symp.VLSI Technology*, 1998, pp. 136–137.
- [20] M. Hargrove *et al.*, "High-performance Sub-0.08 μm CMOS with dual-gate oxide and 9.7 ps inverter delay," in *IEDM Tech. Dig.*, 1998, pp. 627–630.
- [21] J. N. Burghartz *et al.*, "Integrated RF components in a SiGe bipolar technology," *IEEE J. Solid-State. Circuits*, vol. 32, no. 9, pp. 1440–1445, 1997.
- [22] S. M. Sze, Physics of Semiconductor Devices. New York: Wiley, 1981.
- [23] Y. Taur *et al.*, "CMOS scaling into the nanometer regime," *Proc.IEEE*, vol. 85, pp. 486–504, 1997.

- [24] H. Fujui, "Optimal noise figure of microwave GaAs MESFET's," *IEEE Trans. Electron Devices*, vol. ED-26, pp. 1032–1037, 1979.
- [25] D. M. Fleetwood *et al.*, "Effects of oxide traps, interface traps, and border traps on metal-oxide-semiconductor devices," *J. Appl. Phys.*, vol. 73, pp. 5058–5074, 1993.
- [26] M. Chen et al., "Constraints in p-channel device engineering for submicron CMOS technologies," in *IEDM Tech. Dig.*, 1988, pp. 390–393.
- [27] J. N. Burghartz *et al.*, "SiGe power HBT's for low-voltage, high-performance RF applications," *IEEE Electron Device Lett.*, vol. 19, pp. 103–105, Apr. 1998.
- [28] A. A. Abidi, "CMOS-Only RF and baseband circuits for a monolithic 900 MHz wireless transceiver," in *Proc. Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, 1996, pp. 35–42.
- [29] J. Ma et al., "Silicon RF-GCMOS IC technology for RF mixed-mode wireless applications," in *Tech. Dig. IEEE Radio Frequency Integrated Circuits Symp.*, 1997, pp. 175–179.



Joachim N. Burghartz (SM'92) received the Dipl.Ing. degree from the Technische Hochschule Aachen, Germany, in 1982, and the Ph.D. degree from the University of Stuttgart, Germany, in 1987, both in electrical engineering.

From 1982 to 1987, he was with the University of Stuttgart, Germany, where he developed sensors with integrated signal conversion with a special focus on magnetic-field sensors. From 1987 to 1998, he was with the IBM Thomas J. Watson Research Center, Yorktown Heights, NY. His earlier research work

at IBM included device applications of selective epitaxial growth of silicon, Si and SiGe high-speed transistor design and integration processes, and 0.15 μ m CMOS technology. From 1994 to 1998, he concentrated at IBM on the development of circuit building blocks for SiGe rf front-ends, with a special interest in the integration of high-quality passive components on silicon. In November 1998, he became a Full Professor in electrical engineering at the research school DIMES of the Delft University of Technology, Delft, The Netherlands, extending his research in rf silicon technology to aspects ranging from novel materials to circuits and systems. has authored or co-authored more than 80 technical publications and holds five U.S. patents.

Dr. Burghartz has served at technical conferences such as IEDM, ESSDERC, and BCTM.

Michael Hargrove (S'77–M'80), photograph and biography not available at the time of publication.

Charles S. Webster received the B.A. and M.S. degrees in physics from the University of Vermont, Burlington, in 1981 and 1985, respectively, and the M.S. degree in radiological physics/nuclear engineering science from the University of Florida, Gainesville, in 1995.

He is with IBM Microelectronics, Burlington, where he is a member of the RF/Analog Development Group.

Robert A. Groves (M'94) received the B.S.E.E degree from the State University of New York in 1996.

He joined IBM Corporation, Microelectronics Division, Hopewell Junction, NY, in 1989 as a Development Laboratory Technician, Since 1994, he has worked on SiGe technology development, with an emphasis on high frequency modeling and characterization. His current interest is in microwave passive devices on silicon (interconnect, capacitors, and inductors), particularly integrated spiral inductor optimization and modeling.



Michael Keene (S'86–M'91) was born in Montpelier, VT, in 1961. He received the B.S.E.E. in electrical engineering from Norwich University, Northfield, VT, and the M.S.E.E. degree in 1991 in electrical engineering from the University of Vermont, Burlington.

In 1992, he joined IBM Microelectronics, Essex Junction, VT, with assignments in device modeling and characterization for IBM's BiCMOS and SiGe technologies. He currently holds the position as IBM Program Manager for SiGe Design Kit development

using Agilent-EES of Advanced Design System.



Keith A. Jenkins (SM'98) received the Ph.D. degree in physics from Columbia University, New York, NY, for work done in experimental high energy physics.

He is currently a Senior Engineer at the IBM Thomas J. Watson Research Center, Hopewell Junction, NY. He was with Rockefeller University, New York, NY, until 1983, when he joined the IBM Research Division, T. J. Watson Research Center, where he first worked in Josephson technology. He later joined the Silicon Technology Department, where he worked in a variety of device and circuit

subjects, including high frequency measurement techniques, electron beam circuit testing, radiation-device interactions, and low temperature electronics. He is presently a member of the VLSI Systems department. His current activities include evaluation of the performance of VLSI circuits, phase-locked loops and integrated silicon rf circuits.

Ronald Logan, photograph and biography not available at the time of publication.

Edward Nowak (A'90), photograph and biography not available at the time of publication.