

Field-effect transistors on tetracene single crystals

R. W. I. de Boer,^{a)} T. M. Klapwijk, and A. F. Morpurgo

Department of Nanoscience, Faculty of Applied Sciences, Delft University of Technology, Lorentzweg 1, 2628 CJ Delft, The Netherlands

(Received 7 July 2003; accepted 26 September 2003)

We report on the fabrication and electrical characterization of field-effect transistors at the surface of tetracene single crystals. We find that the mobility of these transistors reaches the room-temperature value of $0.4 \text{ cm}^2/\text{Vs}$. The nonmonotonous temperature dependence of the mobility, its weak gate voltage dependence, as well as the sharpness of the subthreshold slope, confirm the high quality of single-crystal devices. This is due to the fabrication process that does not substantially affect the crystal quality. © 2003 American Institute of Physics.

[DOI: 10.1063/1.1629144]

Common strategies for the fabrication of organic field-effect transistors (FETs) are based on thin-film technology.^{1,2} This choice is motivated by the existing deposition techniques for organic thin films that facilitate device fabrication. At the same time, thin films usually contain a considerable amount of structural imperfections, which affect negatively the transistor performance.³

For small organic molecules, crystalline films can be used to reduce the amount of structural defects. It has been found, however, that also the performance of transistors based on these films are affected by structural imperfections, even when only one crystalline grain is present between the source and drain.⁴ This is due to disorder present in the first few molecular layers, in contact with the substrate, which constitute the device active region.⁵ For this reason, improving the quality of organic thin-film transistors (TFTs) requires highly ordered molecular films, in which the order extends up to the interface with the substrate.

An alternative route to the production of high-quality organic FETs is to fabricate devices on the surface of a free-standing single crystal of organic molecules. If a fabrication process that preserves the quality of the crystals^{6,7} can be developed, the resulting single-crystal FETs should perform better than their TFT counterpart. Whereas considerable amount of work is currently aiming at improving the quality of organic TFTs,^{2,4,5,8,9} the investigation of single-crystal organic FETs has received only limited attention.^{10–14}

In this letter, we discuss the fabrication and electrical characterization of field-effect transistors at the surface of tetracene single crystals. The fabrication process is based on adhesion of pregrown, free-standing crystals to a thermally oxidized Si wafer on which source and drain electrodes are deposited in advance. As we will show, this process preserves the quality of the starting crystals. From the electrical evaluation of a large number of devices we find that the mobility of the charge carriers (holes) in our single-crystal FETs is reproducibly high, reaching $0.4 \text{ cm}^2/\text{Vs}$ in the best device. In addition, the observed temperature and gate voltage dependence of the mobility as well as the subthreshold slope indicate that the performance of single-crystal devices

compares well to the best existing organic thin film transistors.³

The FET fabrication involves two main steps: the growth of single crystals and the preparation of a substrate on which the crystal is subsequently placed.¹⁵ Tetracene single crystals are grown by means of physical vapor deposition in a temperature gradient in the presence of a stream of argon gas. The setup used for the crystal growth is similar to that described in Ref. 16. The source material is 98% pure tetracene purchased from Sigma-Aldrich. Crystals grown from as-purchased tetracene are used as the source material for a subsequent regrowth process, which results in crystals of increased chemical purity. Tetracene crystals grown using physical vapor deposition are platelets. For the devices described in this letter we select thin ($\sim 1\text{-}\mu\text{m}$ -thick) single crystals obtained by stopping the second regrowth process at an early stage.

The substrates used for the FET fabrication are highly doped (*n*- or *p*-type) Si wafers, covered with a layer of 200 nm thermally grown SiO_2 . The conducting Si wafer serves as the gate electrode, with the SiO_2 layer acting as the gate insulator. Gold contacts are deposited on top of the SiO_2 by means of e-beam evaporation through a shadow mask (see Fig. 1 for the precise geometry and dimensions). The dimensions of the Au contacts as well as the tetracene crystal size determine the transistor channel length L and channel width W . This allows us to study transistors with different W/L ratios. Prior to placing the tetracene single crystals on top of the substrate, the SiO_2 surface is cleaned by reactive ion etching (RIE) in an oxygen plasma. We found that this cleaning step is crucial for reproducible FET behavior.¹⁷

Freshly grown tetracene crystals placed on RIE-cleaned SiO_2 strongly adhere to the substrate. Adhesion only occurs for very thin crystals ($\sim 1 \mu\text{m}$) that are sufficiently flexible and it is probably due to electrostatic forces. The crystals placed onto substrates are then inspected under an optical microscope using cross polarizers. This allows us to select single-crystalline samples without visible defects for in-depth electrical characterization.¹⁸ The top view of a device fabricated following this procedure is shown in Fig. 1(c).

We have characterized more than ten single-crystal FETs exhibiting similar overall behavior. Electrical characterization is performed in the vacuum chamber of a flow cryostat

^{a)}Electronic mail: r.w.i.deboer@tnw.tudelft.nl




FIG. 1. Schematic representation (a) and side view (b) of a tetracene single-crystal FET. (c) Optical microscope image of a tetracene single-crystal FET. In this device, the semi-transparent tetracene single crystal extends over several pairs of electrodes, which are clearly visible under it. In most cases smaller crystals have been used which extend over only one or two pair of contacts. These different configurations allow us to study transistors with different W/L ratios on the same crystal. (d) Molecular structure of the tetracene molecule.

at a pressure of 10^{-7} mbar, using a HP4156A semiconductor parameter analyzer. The measurements shown in this letter have been performed in a two-terminal configuration.

Figure 2 shows the outcome of the measurements for one of the transistors with highest mobility. The current increases with increasing negative gate voltage. This indicates field-effect-induced hole conduction, which is the expected behavior for tetracene. The field-effect mobility is evaluated




FIG. 2. Source-drain current I_{sd} versus drain voltage V_d measured at different values of V_g . The inset shows the dependence of $\log(I_{sd})$ on V_g at fixed V_d , for a different device, which has a mobility $\mu=0.05$ $\text{cm}^2/\text{V s}$ and a threshold voltage $V_t \approx 0.3$ V. From this plot we calculate the subthreshold slope to be 1.6 V/decade.




FIG. 3. Temperature dependence of the field-effect mobility for two different devices, measured at large negative gate voltage. The inset illustrates that at large negative gate voltage, -20 to -50 V, where the highest mobility is observed, μ is essentially independent of V_g .

in the linear regime of operation, where I_{sd} is proportional to V_d :

$$I_{sd} = \frac{W}{L} \mu C_d (V_g - V_t) V_d. \quad (1)$$

Here C_d is the capacitance per unit area of the SiO_2 layer and V_t is the threshold voltage. From Eq. (1) we obtain the mobility by calculating the derivative of I_{sd} with respect to both V_d and V_g and neglecting the dependence of μ on V_d and V_g .

For all the FETs investigated we found room-temperature values of the mobility larger than 0.01 $\text{cm}^2/\text{V s}$. In many cases $\mu > 0.1$ $\text{cm}^2/\text{V s}$ and the maximum mobility achieved so far is $\mu = 0.4$ $\text{cm}^2/\text{V s}$ (Fig. 2). This value is better than the highest mobility recently reported in tetracene TFTs and indicates the high quality of our single-crystal FETs.¹⁹

The threshold voltage [defined by Eq. (1)] is positive in all our devices. It ranges from 0 to 30 V and is typically $V_t \approx 10$ V.²⁰ We do not normally observe a positive threshold voltage in FETs fabricated without the RIE cleaning, nor do we observe linear conduction through single crystals contacted with evaporated gold contacts. These observations suggest that the current flowing at zero gate voltage is not due to conduction through the crystal bulk (i.e., crystal doping) but rather to charge accumulated at the surface.²¹ We believe that the charge accumulation is induced by the electrostatic adhesion of tetracene crystals to the RIE cleaned SiO_2 surface.

As an additional characterization of the single crystals FETs, the inset of Fig. 2 shows $\log(I_{sd})$ vs V_g at fixed drain voltage ($V_d = -10$ V). These data were measured on a FET with a relatively low mobility of $\mu = 0.05$ $\text{cm}^2/\text{V s}$, i.e., they can be considered as typical. From this measurement we find the subthreshold slope to be 1.6 V/decade. Normalizing this value to the capacitance of the dielectric gives 28 V nF/decade cm^2 . These values are comparable to what is found for the best pentacene TFTs [15–80 V nF/decade cm^2 (Refs. 11, 19, and 21)].

Further proof of the high quality of the tetracene single-crystal FET is provided by the temperature dependence of the mobility. Temperature-dependent measurements were performed in the range 220–330 K, since for $T > 330$ K tetracene crystals rapidly sublime at the pressure present in the measurement chamber, and for $T < 200$ K, a structural phase transition²² often results in a lowered mobility and in damage to the devices. Figure 3 shows data from two different FETs. The mobility initially increases with lowering the temperature from 330 to 280–300 K, and then decreases when the temperature is lowered further. Such a nonmonotonous temperature dependence is not usually observed in organic TFTs, which typically exhibit a thermally activated decrease of μ with decreasing T , over the entire temperature range investigated.^{19,23}

The observed temperature dependence of the mobility is qualitatively similar to the one expected for high-purity organic crystals in the presence of shallow traps, which is given by $\mu \propto T^{-n} \exp(-E_t/kT)$.^{24,25} As long as E_t is not much larger than kT , this formula accounts for a nonmonotonous temperature dependence of μ in the temperature range investigated. The observation of a maximum mobility at room temperature indicates that $E_t \approx 50$ – 100 meV (i.e., a few times kT at room temperature). This is consistent with the weak gate voltage dependence of the mobility, see the inset of Fig. 3, which also points to weak trapping.⁵

To obtain more information about the quality of the tetracene crystals and about the FET fabrication process, we have performed time-of-flight (TOF) measurements on several thick (100–200 μm) tetracene crystals grown by the same technique.²⁶ For all crystals investigated, the room temperature mobility found in TOF experiments ranges from 0.5 to 0.8 cm^2/Vs , comparable or slightly higher than that obtained from our best FETs. Also, the temperature dependence of the mobility is similar to that observed in FET measurements.²⁷ Finding comparable values for the bulk and the surface mobility²⁸ suggests that the FET fabrication process does not severely degrade the quality of the crystal surface. We conclude that, presently, the limiting factor for the mobility of the tetracene single-crystal FETs is the quality of the as-grown crystals.

In conclusion, we have shown that high-quality organic single-crystal FETs can be realized, whose performance is comparable to the best existing organic thin film transistors. As research on organic thin film FETs has now been going on for many years, whereas work on single crystals has just started, we consider this result to be particularly promising for future developments.

The authors are grateful to N. Karl, J. Niemax, and J. Pflaum at the University of Stuttgart for the TOF measurements. This work is supported by the Stichting FOM. One of the authors (A.F.M.) is part of the NWO Vernieuwingsimpuls 2000 program.

- ¹B. K. Crone, A. Dodabalapur, R. Sarpeshkar, R. W. Filas, Y.-Y. Lin, Z. Bao, J. H. O'Neill, W. Li, and H. E. Katz, *J. Appl. Phys.* **89**, 5125 (2001).
- ²G. H. Gelinck, T. C. T. Geuns, and D. M. de Leeuw, *Appl. Phys. Lett.* **77**, 1487 (2000).
- ³I. H. Campbell and D. L. Smith, *Solid State Phys.* **55**, 1 (2001).
- ⁴W. A. Schoonveld, J. Vrijmoeth, and T. M. Klapwijk, *Appl. Phys. Lett.* **73**, 3884 (1998).
- ⁵C. D. Dimitrakopoulos and P. R. L. Malenfant, *Adv. Mater. (Weinheim, Ger.)* **14**, 99 (2002).
- ⁶W. Warta and N. Karl, *Phys. Rev. B* **32**, 1172 (1985).
- ⁷R. Farchioni and G. Grosso, *Organic Electronic Materials* (Springer, Berlin, 2001).
- ⁸H. Klauk, M. Halik, U. Zschieschang, G. Schmid, W. Radlik, and W. Werner, *J. Appl. Phys.* **92**, 5259 (2002).
- ⁹S. F. Nelson, Y.-Y. Lin, D. J. Gundlach, and T. N. Jackson, *Appl. Phys. Lett.* **72**, 1854 (1998).
- ¹⁰V. Podzorov, V. M. Pudalov, and M. E. Gershenson, *Appl. Phys. Lett.* **82**, 1739 (2003).
- ¹¹V. Podzorov, S. E. Sysoev, E. Loginova, V. M. Pudalov, and M. E. Gershenson, *cond-mat/0306192*.
- ¹²V. Y. Butko, X. Chi, D. V. Lang, and A. P. Ramirez, *cond-mat/0305402*.
- ¹³J. Takeya, C. Goldmann, B. Batlogg, S. Haas, K. P. Pernstich, and B. Ketterer, *cond-mat/0306206*.
- ¹⁴M. Ichikawa, H. Yanagi, Y. Shimizu, S. Hotta, N. Suganuma, T. Koyama, and Y. Taniguchi, *Adv. Mater. (Weinheim, Ger.)* **14**, 1272 (2002).
- ¹⁵A similar technique has been used for crystals of different molecules, see Refs. 13 and 14.
- ¹⁶R. A. Laudise, Ch. Kloc, P. G. Simpkins, and T. Siegrist, *J. Cryst. Growth* **187**, 449 (1998).
- ¹⁷Without RIE cleaning we observe a large spread in mobilities, which are on average much lower than the mobility of FETs made on RIE cleaned substrates. Additionally, we find much larger hysteresis in the electrical measurements and a large negative threshold voltage.
- ¹⁸J. Vrijmoeth, R. W. Stok, R. Veldman, W. A. Schoonveld, and T. M. Klapwijk, *J. Appl. Phys.* **83**, 3816 (1998).
- ¹⁹D. J. Gundlach, J. A. Nichols, L. Zhou, and T. N. Jackson, *Appl. Phys. Lett.* **80**, 2925 (2002).
- ²⁰For holes, a positive threshold voltage implies conduction through the device in the absence of an applied gate voltage.
- ²¹Y.-Y. Lin, D. J. Gundlach, S. F. Nelson, and T. N. Jackson, *IEEE Trans. Electron Devices* **44**, 1325 (1997).
- ²²U. Sondermann, A. Kutoglu, and H. Bässler, *J. Phys. Chem.* **89**, 1735 (1985).
- ²³M. C. J. M. Vissenberg and M. Matters, *Phys. Rev. B* **57**, 12964 (1998).
- ²⁴E. A. Silinsh and V. Čápek, *Organic Molecular Crystals* (AIP, New York, 1994).
- ²⁵N. Karl, K.-H. Kraft, J. Marktanner, M. Münch, F. Schatz, R. Stehle, and H.-M. Uhde, *J. Vac. Sci. Technol. A* **17**, 2318 (1999).
- ²⁶R. W. I. de Boer, M. Jochemsen, T. M. Klapwijk, A. F. Morpurgo, J. Niemax, A. K. Tripathi, and J. Pflaum, *cond-mat/0308391*.
- ²⁷See, also, J. Berrehar, P. Dellanoy, and M. Schott, *Phys. Status Solidi B* **77**, K119 (1976).
- ²⁸TOF experiments give a measure of the *bulk* mobility of charge carriers in the *c* direction of the crystal, whereas FET experiments probe the mobility of charge carriers at the crystal *surface*.