

A 6.6- μ W Wheatstone-Bridge Temperature Sensor for Biomedical Applications

Pan, Sining; Makinwa, Kofi A.A.

DOI

[10.1109/LSSC.2020.3019078](https://doi.org/10.1109/LSSC.2020.3019078)

Publication date

2020

Document Version

Final published version

Published in

IEEE Solid-State Circuits Letters

Citation (APA)

Pan, S., & Makinwa, K. A. A. (2020). A 6.6- μ W Wheatstone-Bridge Temperature Sensor for Biomedical Applications. *IEEE Solid-State Circuits Letters*, 3, 334-337. Article 9174947. <https://doi.org/10.1109/LSSC.2020.3019078>

Important note

To cite this publication, please use the final published version (if applicable).
Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.
We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository

'You share, we take care!' - Taverne project

<https://www.openaccess.nl/en/you-share-we-take-care>

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

A 6.6- μ W Wheatstone-Bridge Temperature Sensor for Biomedical Applications

Sining Pan^{id}, Graduate Student Member, IEEE, and Kofi A. A. Makinwa^{id}, Fellow, IEEE

Abstract—This letter presents a compact, energy-efficient, and low-power Wheatstone-bridge temperature sensor for biomedical applications. To maximize sensitivity and reduce power dissipation, the sensor employs a high-resistance (600 k Ω) bridge that consists of resistors with positive (silicided-poly) and negative (n -poly) temperature coefficients. Resistor spread is then mitigated by trimming the n -poly arms with a 12-bit DAC, which consists of a 5-bit series DAC whose LSB is trimmed by a 7-bit PWM generator. The bridge is readout by a second-order delta-sigma modulator, which dynamically balances the bridge by tuning the resistance of the silicided-poly arms via a 1-bit series DAC. As a result, the modulator's bitstream average is an accurate and near-linear function of temperature, which does not require further correction in the digital domain. Fabricated in a 180-nm CMOS technology, the sensor occupies 0.12 mm². After a 1-point trim, it achieves $+0.2^\circ\text{C}/-0.1^\circ\text{C}$ (3σ) inaccuracy in a $\pm 10^\circ\text{C}$ range around body temperature (37.5°C). It consumes 6.6 μW from a 1.6-V supply, and achieves 200- μK resolution in a 40-ms conversion time, which corresponds to a state-of-the-art resolution FoM of 11 fJ·K². Duty cycling the sensor results in even lower average power: 700 nW at 10 conversions/s.

Index Terms—Biomedical, energy efficiency, low power, temperature sensor, trimming.

I. INTRODUCTION

In wearable/implantable biomedical applications, body temperature ($\sim 37.5^\circ\text{C}$) must often be measured accurately, e.g., with errors less than 0.1°C from 39.0°C to 41.0°C , and less than 0.2°C from 35.8°C to 41.0°C [1]. This requires temperature sensors with sufficient resolution (< 40 mK) in a short conversion time (< 100 ms) to facilitate rapid, and thus low cost, calibration. Furthermore, since biomedical devices are typically powered by small thin-film batteries, their sensors should also have high-energy efficiency and low-power dissipation. Last but not least, such sensors should be robust to supply and clock reference variations, as a stable supply/clock is not always available in biomedical environments.

BJT- or MOS-based temperature sensors are often used in biomedical applications due to their low-power dissipation ($< 2 \mu\text{W}$) and high resolution [2]–[4]. Wheatstone-bridge (WhB) sensors achieve state-of-the-art energy efficiency [5], [6], but typically dissipate more power ($> 50 \mu\text{W}$) and are quite nonlinear, requiring a complex digital backend to perform polynomial linearization. Some resistor-based sensors [7], [8] dissipate much less power ($< 0.1 \mu\text{W}$), however, they are much less energy efficient, and their limited resolution (> 300 mK) makes them unsuitable for use in biomedical applications.

This letter presents a low-power WhB sensor that meets biomedical requirements while maintaining high energy efficiency. After a PWM-based 1-point trim, it achieves an inaccuracy of $+0.2^\circ\text{C}/-0.1^\circ\text{C}$ (3σ) over a $\pm 10^\circ\text{C}$ range centered on 37.5°C . The use of PWM-based trimming obviates the need for a complex digital backend that implements a high-order linearizing polynomial and a correlated gain/offset trim [6]. It is also quite energy efficient, achieving 200- μK resolution in a 40-ms conversion time while dissipating 6.6 μW , which corresponds to a state-of-the-art resolution FoM of 11 fJ·K².

Manuscript received August 18, 2020; accepted August 19, 2020. Date of publication August 24, 2020; date of current version September 15, 2020. This article was approved by Associate Editor Paul Walsh. (Corresponding author: Sining Pan.)

The authors are with the Department of Microelectronics, Delft University of Technology, 2628 CD Delft, The Netherlands (e-mail: s.pan@tudelft.nl).

Digital Object Identifier 10.1109/LSSC.2020.3019078

2573-9603 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.

See <https://www.ieee.org/publications/rights/index.html> for more information.

A power-down mode allows its average power to be significantly reduced, by duty cycling, to ~ 700 nW at 10 conversions/s.

II. WHEATSTONE BRIDGE AND SENSOR READOUT

A. Wheatstone Bridge and Series RDAC

To maximize its sensitivity, the WhB sensor employs resistors with opposite temperature coefficients (TCs): silicided poly resistors (R_p) and n -poly resistors (R_n). Since the bridge dominates both the sensor's area and power dissipation, there is a tradeoff between these two important parameters. With $R_n \approx R_p \approx 600$ k Ω , i.e., $\sim 6\times$ more than in [5] and [6], the WhB consumes $\sim 4.3 \mu\text{W}$ from a 1.6-V supply, and occupies 0.06 mm².

In [5] and [6], the output of a WhB is digitized by a continuous-time delta-sigma modulator (CT $\Delta\sigma$ M), which uses a parallel n -poly DAC ($R_{n\text{DAC}}$) to dynamically balance the bridge [Fig. 1(a)]. In steady state, the CT $\Delta\sigma$ M's bitstream (BS) average μ can be expressed as

$$\mu = R_{n\text{DAC}}/R_n - R_{n\text{DAC}}/R_p. \quad (1)$$

Since $R_{n\text{DAC}}$ and R_n are both n -poly resistors, the first term is a constant. However, since the absolute TC of R_p ($0.29\%/^\circ\text{C}$) is larger than that of R_n ($-0.15\%/^\circ\text{C}$), the second term is proportional to $1/T$ and is thus rather nonlinear. Together with the resistors' higher-order TCs, this results in a nonlinearity of $\sim 0.3^\circ\text{C}$ over the desired range ($\pm 10^\circ\text{C}$ range around 37.5°C), which would then necessitate the use of polynomial nonlinearity correction [5], [6].

This nonlinearity can be mitigated by realizing the DAC with R_p resistors [Fig. 1(b)], in which case, μ can be expressed as

$$\mu = R_{p\text{DAC}}/R_p - R_{p\text{DAC}}/R_n. \quad (2)$$

This reduces the nonlinearity to $\sim 0.1^\circ\text{C}$ over the same temperature range, obviating the need for digital linearization.

Since the desired temperature range is small (20°C), the resistance change in the R_n branch will also be small, and a large parallel resistor ($R_{p\text{DAC}} \approx 18 \cdot R_p$) is required to balance the bridge. To save area, a series DAC is used [9], which requires a much smaller ($R_{p\text{DAC}} \approx R_p/18$) resistor [Fig. 1(b), middle].

In this case, μ can be expressed as

$$\mu = (2k + 1) - (2k + 2) \cdot R_p/R_n \quad (3)$$

where $k = R_p/R_{p\text{DAC}}$. As in (2), its nonlinearity is also determined by the $R_{p\text{DAC}}/R_n$ and so remains the same.

B. PWM-Assisted Trim

To compensate for process spread, the R_p/R_n ratio can be adjusted by trimming the R_n branch. However, compensating for the worst-case process spread ($\pm 40\%$) and achieving sufficient trimming resolution ($< 0.05^\circ\text{C}$) requires a 12-bit trim DAC. To save area, this is implemented by combining a 5-bit resistor DAC (~ 15 k Ω /step) with a 7-bit PWM DAC. The former ensures efficient use of the modulator's dynamic range, while the latter provides sufficient resolution. As shown in Fig. 2, the resistor DAC is implemented with 31 series resistors, and the PWM trim is implemented by duty cycling an extra series resistor at $F_{\text{PWM}} = F_S/128$, where F_S ($= 32$ kHz) is the sampling frequency of the modulator. To ensure a constant switch on-resistance, a dummy switch controlled by the inverse of the PWM signal ($\overline{\text{PWM}}$) is added in series with the duty-cycled resistor. Although quite area efficient, the PWM trim adds a small ac component to the output current of the bridge I_{err} , which uses up to $\sim 20\%$ of the modulator's input dynamic range.




Fig. 1. Simulated nonlinearity of a WhB sensor (a) with a parallel R_n DAC and (b) with a parallel/series R_p DAC.




Fig. 2. Hybrid R_n trim based on resistor segmentation and PWM.




Fig. 3. (a) Rise/fall asymmetry when using an NRZ DAC. (b) RZ DAC achieved by splitting R_{pDAC} .

C. Return-to-Zero DAC and DSM Readout

One drawback of a series R_p DAC is that it modulates the resistance of the R_p branches. Due to their parasitic capacitances, the resulting rise/fall times of I_{err} ($\sim 0.5 \mu s$) are quite significant when compared to the clock period ($31.25 \mu s$). Using non-return-to-zero (NRZ) DAC pulses will then cause intersymbol interference (ISI), and degrade the modulator's noise floor. To mitigate this, a return-to-zero (RZ) DAC is implemented by splitting R_{pDAC} in two and returning to the resulting middle level after a half clock period, as shown in Fig. 3(b).




Fig. 4. (a) Simplified sensor block diagram. (b) DAC switching scheme under RZ or NRZ mode.




Fig. 5. Die photograph of the fabricated chip.

To improve the sensor's supply sensitivity, dummy switches (S_{dummy}) are also inserted in series with the DAC switches (S_1 – S_3), so that there are always two series switches in both WhB branches, which cancels the effect of the voltage dependency of switch on-resistance.

The sensor's system block diagram is shown in Fig. 4(a). To achieve high resolution, the bridge is read out by a second-order DSM. As in [5], the first stage is built around a current-reuse OTA, which employs high threshold voltage (high- V_T) input transistors to maximize its output range, and chopping to suppress its $1/f$ noise [5]. The second stage employs another current-reuse OTA and area-efficient switched-capacitor filter [6].

Two extra operating modes have also been implemented. First, to test the effectiveness of the RZ DAC, an NRZ DAC can be implemented by modifying the timing of the signals that drive S_1 – S_3 , as shown in Fig. 4(b). Second, to implement a power-down mode, the WhB is disconnected from the supply by turning S_{dummy} off. The amplifiers are also switched off by shorting the gates of their pMOS/nMOS tail-current sources to V_{DD}/Gnd . For fast startup, capacitors precharged to Gnd/V_{DD} can be used to restore their gate voltages within one clock cycle [8].




Fig. 6. (a) Measured output of the ceramic-packaged sensors after resistor trim. (b) Inaccuracy after digital offset trim. (c) Measured output after PWM trim. (d) Inaccuracy after PWM trim without post-processing.




Fig. 7. (a) Measured output of plastic-packaged sensors after PWM trim. (b) Inaccuracy after PWM trim.




Fig. 8. Temperature inaccuracy with a quadratic master curve of (a) ceramic-packaged sensors and (b) plastic-packaged sensors.

III. MEASUREMENT RESULTS

As shown in Fig. 5, two sensors are fabricated on the same die in a standard 0.18- μm CMOS process, allowing ambient temperature drift to be canceled by differential measurements [6]. They share the same clock/PWM generation circuit (0.003 mm²), and for flexibility, their decimation filters (sinc²) are off-chip. The large first stage integration capacitors C_{int1} (MIM, 40 pF) are located above the WhB (0.072 mm²), while the trimming circuits occupy 0.007 mm². At $F_S = 32$ kHz, each sensor consumes 6.6 μW (4.2- μW bridge, 2.1- μW analog, and 0.3- μW digital) from a 1.6-V supply, and occupies 0.12 mm².

A. Trimming and Accuracy

The sensors (21 ceramic-packaged samples from one wafer) were characterized from 27.5 °C to 47.5 °C in a temperature-controlled oven. Without trimming, the sensor's inaccuracy is about 10 °C. After




Fig. 9. Measured BS spectra with different settings.




Fig. 10. Measured resolution versus conversion time with/without PWM trim.




Fig. 11. (a) Supply sensitivity and (b) clock frequency sensitivity of two sensors on the same chip.

a 5-bit resistor trim at 37.5 °C, the residual spread relative to a linear master curve is about ± 2.5 °C [Fig. 6(a)]. This can be reduced to ± 0.25 °C (3σ) by applying a digital offset trim [Fig. 6(b)].

As indicated by (3), some of the remaining spread is caused by the residual error in the ratio R_p/R_n , which causes sensitivity variations that cannot be eliminated by the aforementioned offset trim. By trimming R_p/R_n (5-bit resistor trim + 7-bit PWM trim), this error is greatly suppressed, as shown in Fig. 6(c). Despite the residual trimming error at 37.5 °C, the residual spread is then below $+0.2$ °C/ -0.1 °C (3σ) without any additional post-processing [Fig. 6(d)].

To investigate the effects of packaging stress, 14 plastic-packaged chips from the same wafer were also characterized. This causes a systematic sensitivity error and increased spread. Using the linear master curve obtained from the ceramic-packaged chips results in $+0.25$ / -0.1 °C (3σ), as shown in Fig. 7.

Even better accuracy can be achieved by using a quadratic master curve at the expense of a more complex digital backend. This results in a residual spread of below ± 0.15 °C (3σ) for both ceramic- and plastic-packaged sensors, as shown in Fig. 8.

B. Resolution

FFTs of the sensor's BS outputs are shown in Fig. 9. As expected, the use of an NRZ DAC instead of an RZ DAC significantly degrades the modulator's noise floor (by 9 dB). Although PWM trimming does not impact the sensor's noise floor, it does introduce strong high-frequency tones. By limiting the conversion time (T_{conv}) to multiples of 8 ms, these tones can be completely filtered out by the notches of the sinc² decimation filter. For $T_{\text{conv}} = 8$ ms/40 ms, the sensor achieves 1.1 mK/200 μK (rms) resolution (Fig. 10), corresponding to resolution FoMs of 65 fJ·K²/11 fJ·K².

TABLE I
PERFORMANCE SUMMARY AND COMPARISON WITH PREVIOUS WORK

	[2]	[3]	[4]	[7]	[8]	[5]	[6]	This work
Sensor type	BJT	MOS	DTMOST	Resistor	Resistor	Resistor	Resistor	Resistor
CMOS Technology [nm]	180	350	160	180	65	180	180	180
Area [mm ²]	0.198	0.084	0.085	0.09	0.084	0.35	0.11	0.12
Temperature range	25°C to 45°C	35°C to 45°C	-40°C to 125°C	-0°C to 100°C	-10°C to 120°C	-55°C to 125°C	-55°C to 125°C	27.5°C to 47.5°C
3 σ inaccuracy [°C] (trimming points)	± 0.2 (1)	$\pm 0.1^a$ (2)	± 0.4 (1)	+1.5/-1.4 ^a (2)	+0.34/-0.29 ^a (2)	± 0.12 (2)	± 0.1 (2)	+0.2/-0.1 (1)
Number of samples	20	3	16	18	10	19	40	42
On-chip trim	No	No	No	No	No	No	No	Yes
Supply voltage (V)	1.0 & 1.8	1.4 & 2.1	0.85	1.2	0.6 & 1	1.8	1.8	1.6
Supply sensitivity (°C/V)	N.A.	0.3	0.45	14	1.0	0.02	0.04	0.004
Power consumption [μ W]	1.1	0.11	0.6	0.071	0.00035	94	55	6.6
Conversion time [ms]	500	100	6	30	1000	5	8	8 40
Resolution [mK]	10	35	63	300	380	0.29	0.15	1.1 0.20
Resolution FoM [fJ·K ²] ^b	55000	13000	14100	190000	50000	40	10	64 11

^a Min or max ^b Resolution FoM = Energy / Conversion * Resolution²




Fig. 12. Measured BS outputs of a chip around the rising edge of power-on control.

C. Supply and Clock Sensitivity

As shown in Fig. 11(a), the sensor achieves a power-supply sensitivity of only 4 mK/V from 1.5 to 2 V at 37.5 °C (box method), which is the lowest ever reported for a temperature sensor. Its output is also robust to both input clock inaccuracy (1.6 mK/kHz) and clock jitter (< 10% worse resolution with 2.2-ns cycle-to-cycle jitter), as shown in Fig. 11(b). This makes the sensor well suited for use in wearable/implantable devices which often lack stable power supplies or well-defined clocks.

D. Power-Down Mode

In the power-down mode, the sensor only draws 125 nA at 37.5 °C. As shown in Fig. 12, the sensor starts up within 2 clock cycles (62.5 μ s) of the rising edge of the power-on signal, thus facilitating efficient duty cycling. At 10 conversions/s and $T_{\text{conv}} = 8$ ms, it dissipates an average power of only ~ 700 nW.

E. Comparison With Prior Art

Table I summarizes the performance of the proposed temperature sensor and compares it with the prior art. Compared to previous low-power designs [2]–[4], [7], [8], it achieves much higher resolution and a state-of-the-art resolution FoM. Moreover, the use of on-chip trimming means that, apart from a decimation filter, no further digital hardware, e.g., for polynomial linearization or correlated trimming, is required. In contrast, after an offset trim, the measured inaccuracy of the sensors in [6] is limited by nonlinearity and sensitivity variations, and is about -0.6 °C/ $+0.2$ °C (3σ) over the same temperature range.

IV. CONCLUSION

A compact low-power resistor-based temperature sensor for biomedical purposes has been implemented in a standard 0.18- μ m technology. It is built around a high-resistance (600 k Ω) WhB that is read out in a self-balanced manner by a continuous-time delta-sigma modulator. An appropriately designed 1-bit series DAC improves both sensor nonlinearity and chip area, while a PWM-based trim reduces sensor spread and greatly simplifies its digital back-end. The sensor occupies 0.12 mm² and consumes only 6.6 μ W from a 1.6-V supply. Additionally, it achieves a resolution FoM of 11 fJ·K² and an inaccuracy of $+0.2$ °C/ -0.1 °C (3σ) in a ± 10 °C range around body temperature. These results demonstrate that the proposed sensor can serve as an energy-efficient replacement for BJT- or MOS-based temperature sensors in biomedical applications.

ACKNOWLEDGMENT

The authors would like to thank Boschman Advanced Packaging Technology for expediting the plastic packaging, and L. Pakula for his assistance during measurements.

REFERENCES

- [1] *Standard Specification for Electronic Thermometer for Intermittent Determination of Patient Temperature*, Standard ASTM E1112-00, 2018.
- [2] M. Law, S. Lu, T. Wu, A. Bermak, P. Mak, and R. P. Martins, "A 1.1 μ W CMOS smart temperature sensor with an inaccuracy of ± 0.2 °C (3σ) for clinical temperature monitoring," *IEEE Sensors J.*, vol. 16, no. 8, pp. 2272–2281, Apr. 2016.
- [3] A. Vaz *et al.*, "Full passive UHF tag with a temperature sensor suitable for human body temperature monitoring," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 57, no. 2, pp. 95–99, Feb. 2010.
- [4] K. Souri, Y. Chae, F. Thus, and K. Makinwa, "12.7 a 0.85 V 600 nW all-CMOS temperature sensor with an inaccuracy of ± 0.4 °C (3σ) from -40 to 125 °C," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, San Francisco, CA, USA, Feb. 2014, pp. 222–223.
- [5] S. Pan and K. A. A. Makinwa, "A 0.25 mm²-resistor-based temperature sensor with an inaccuracy of 0.12 °C (3σ) from -55 °C to 125 °C," *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3347–3355, Dec. 2018.
- [6] S. Pan and K. A. A. Makinwa, "3.6 a CMOS resistor-based temperature sensor with a 10fJ·K² resolution FoM and 0.4 °C (3σ) inaccuracy from -55 °C to 125 °C after a 1-point Trim," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, USA, Feb. 2020, pp. 68–69.
- [7] S. Jeong, Z. Foo, Y. Lee, J. Sim, D. Blaauw, and D. Sylvester, "A fully-integrated 71 nW CMOS temperature sensor for low power wireless sensor nodes," *IEEE J. Solid-State Circuits*, vol. 49, no. 8, pp. 1682–1693, Aug. 2014.
- [8] H. Xin, M. Andraud, P. Baltus, E. Cantatore, and P. Harpe, "A 0.34–571nW all-dynamic versatile sensor interface for temperature, capacitance, and resistance sensing," in *Proc. IEEE 45th Eur. Solid-State Circuits Conf. (ESSCIRC)*, Cracow, Poland, Sep. 2019, pp. 161–164.
- [9] S. Hacine, T. E. Khach, F. Mailly, L. Latorre, and P. Nouet, "A micro-power high-resolution $\Sigma\Delta$ CMOS temperature sensor," in *Proc. IEEE Sensors*, Limerick, Ireland, Oct. 2011, pp. 1530–1533.