



Delft University of Technology

## Au-based and Au-free Ohmic Contacts to AlGaN/GaN Structures on Silicon or Sapphire Substrates

Li, Wenmao; Zhang, Jian; Sokolovskij, Robert; Zhu, Yumeng; Qi, Yongle; Lin, Xinpeng; Wu, Jingyi; Jiang, Lingli; Yu, Hongyu

**DOI**

[10.1109/IWJT.2018.8330288](https://doi.org/10.1109/IWJT.2018.8330288)

**Publication date**

2018

**Document Version**

Final published version

**Published in**

2018 18th International Workshop on Junction Technology, IWJT-2018

**Citation (APA)**

Li, W., Zhang, J., Sokolovskij, R., Zhu, Y., Qi, Y., Lin, X., Wu, J., Jiang, L., & Yu, H. (2018). Au-based and Au-free Ohmic Contacts to AlGaN/GaN Structures on Silicon or Sapphire Substrates. In Y.-L. Jiang, X.-P. Qu, G.-P. Ru, & B.-Z. Li (Eds.), *2018 18th International Workshop on Junction Technology, IWJT-2018: Extended Abstracts* (Vol. 2018-January, pp. 1-4). IEEE. <https://doi.org/10.1109/IWJT.2018.8330288>

**Important note**

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.

# Au-based and Au-free Ohmic Contacts to AlGaN/GaN Structures on Silicon or Sapphire Substrates

Wenmao Li<sup>1,2</sup>, Jian Zhang<sup>3</sup>, Robert Sokolovskij<sup>1,2,4,5</sup>, Yumeng Zhu<sup>1,2</sup>, Yongle Qi<sup>1,2</sup>, Xinpeng Lin<sup>1,2</sup>, Jingyi Wu<sup>1,2</sup>, Lingli Jiang<sup>1,2</sup>, Hongyu Yu<sup>1,2,\*</sup>

Southern University of Science and Technology of China (SUSTech)

<sup>1</sup>Department of Electrical and Electronic Engineering, Southern University of Science and Technology, 518055 Shenzhen, Guangdong, China

The Key Laboratory of the Third Generation Semi-conductor

<sup>2</sup>Shenzhen Key Laboratory of the Third Generation Semi-conductor, 518055 Shenzhen, Guangdong, China

<sup>3</sup>State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China

<sup>4</sup>Microelectronics Department, Delft University of Technology, 2628 CD Delft, the Netherlands

<sup>5</sup>State Key Laboratory of Solid State Lighting, 213161 Changzhou, China

\*yuhy@sustc.edu.cn

## Abstract

**Ohmic contacts to AlGaN/GaN with different metal stacks on Si or Sapphire substrate are fabricated and compared in this paper. For Au-capped ohmic contacts, the lowest contact resistances of  $0.7 \Omega \cdot \text{mm}$  and  $1.3 \Omega \cdot \text{mm}$  are achieved by Ti/Al/Ti/Au (20/110/40/50 nm) and Ti/Al/Ni/Au (20/110/40/50 nm) stacks, respectively. It also shows that the substrate material and epitaxial structure play an important role in ohmic contact engineering. For CMOS compatible Au-free structures, the Ti/Al/W (20/100/30 nm), Ti/Al/Ni/W (20/100/20/10 nm) and (20/100/10/20 nm) are demonstrated with the minimum contact resistance values of 0.45, 1.3, and  $1.6 \Omega \cdot \text{mm}$ , respectively. The three metal stacks of Au-free ohmic contact are compared and obtained results are explained.**

## 1. Introduction

Nowadays, GaN based electronic devices are believed to be promising for high-efficiency power devices due to superior material properties such as high breakdown voltage, high thermal stability, high electron saturation velocity and high mobility realized by two-dimensional electron gas (2DEG) channel at the AlGaN/GaN heterojunction [1, 2]. One of the most important devices is the high electron mobility transistor (HEMT).

Typical AlGaN/GaN HEMTs utilize Au-based multi-layer metal stacks based on Ti/Al/X/Au for ohmic contacts. In these structures, Ti and Al react with GaN to form ohmic contact [3]. X is inserted to limit Au diffusion [4] with numerous metals e.g. Ti [5, 6], Ni [4], Mo [7, 8], Ta [9] previously reported. The role of Au in this structure is forming Ga vacancies in the semiconductor [10] and preventing the oxidation of the metal surface.

However, Au can slowly diffuse into the lower metal layers causing degradation [10]. Furthermore, Au is a contaminant in CMOS compatible micro-fabrication.


Therefore, Au-free ohmic contacts are of critical importance for adopting GaN technology in existing CMOS process lines.

Numerous attempts to form Au-free ohmic contacts have been previously reported, however no widely adopted common structure has been developed thus far. The low contact resistance of  $0.22 \Omega \cdot \text{mm}$  was obtained by a complicated multi-layer stack consisting of Ta/Si/Ti/Al/Ni/Ta [11]. Another structure that achieved low contact resistance of approximately  $0.5 \Omega \cdot \text{mm}$  is Ti/Al/W combined with barrier recess etching [10, 12]. While, low annealing temperature of  $550^\circ\text{C}$  was achieved by IMEC with acceptable contact resistance of  $1.25 \Omega \cdot \text{mm}$ , using barrier recess and Ti/Al/Ti/TiN stack [13].


In this paper, we fabricated and tested Au-based and Au-free metal stacks with and without recess in order to obtain low contact resistance for AlGaN/GaN heterostructure. The lowest contact resistance of  $0.45 \Omega \cdot \text{mm}$  was achieved with recessed Ti/Al/W stack annealed at  $820^\circ\text{C}$ .

## 2. Experimental Procedure

The epitaxial structure for experiments was purchased from commercial vendors, the material was grown by MOCVD on C-plane sapphire and Si (111) wafers. For sapphire, the material stack, starting from the substrate, consisted of a proprietary nucleation layer, a 1.8 um GaN buffer, a 1 nm AlN interlayer, followed by an undoped 21 nm  $\text{Al}_{0.26}\text{Ga}_{0.74}\text{N}$  barrier and 1 nm GaN cap layer. On silicon, the stack consisted of a buffer layer, for lattice mismatch compensation, an intrinsic GaN layer,




**Fig. 1** The cross-sectional schematic view of Au-free ohmic contact structure.



**Fig. 2.** The test pattern of CLTM. These pictures are different surface of: (a) gold-based surface before annealing; (b) gold-based surface after annealing; (c) gold-free surface before annealing; (d) gold-free surface after annealing.

followed by an undoped 24.7 nm AlGaN barrier and 2.9 nm GaN cap layer.

The samples were first cleaned with chemical solutions of acetone, and isopropyl alcohol, and then rinsed with deionized water, and immediately blow dried with N<sub>2</sub>. The dual-layers photoresist was coated on samples and patterned for metal lift-off. Prior Au-based ohmic contact deposition, samples were treated by HCl:H<sub>2</sub>O (1:4) solution for 1 minute to remove the natural oxidation of GaN directly. For Au-free ohmic contact, the barrier recess was done by inductively coupled plasma (ICP) with BC<sub>l</sub><sub>3</sub>/Cl<sub>2</sub> chemistry prior to metal deposition. After an approximate 31 nm recess etching, the Au-free samples were also treated by HCl solution. Then, electron beam evaporation was used to deposit metal stacks immediately. For Au-based ohmic contact, on silicon and sapphire substrate, the thickness of Ti, Al, Ni/Ti, and Au layers were 20, 110, 40, and 50 nm, respectively. For Au-



**Fig. 3.** I-V curves of Ti/Al/Ni/W (60/100/20/10 nm) ohmic contacts annealed at different temperatures. The measured at the gap spacing was 30  $\mu\text{m}$ . Lower temperature resulted in a rectifying contact.


free ohmic contact, three kinds of metal stacks: Ti/Al/W (60/100/30 nm), Ti/Al/Ni/W (60/100/10/20) and (60/100/20/10 nm) were deposited on separate pieces of the silicon substrate. After metal by lift-off the samples were annealed at different temperatures in N<sub>2</sub> ambient using rapid thermal annealing equipment. Au-based samples were annealed for 45 s, and Au-free samples were annealed for 30 s. The cross-section schematic view of Au-free structure is shown in **Fig. 1**. The circular transmission line method (CLTM) pattern, as shown in **Fig. 2**, was used for contact resistance characterization. A Keithley 4200 semiconductor characterization system was used to measure the electrical data of CLTM structure using 4-point probe method.

### 3. Results and Discussion


**Fig. 3** illustrates the impact of annealing temperature. It is clear that contacts annealed at 750 °C show rectifying behavior, while increasing the temperature to 800°C resulted in ohmic conduction. Only results of ohmic conduction are presented in the following sections.

**Fig. 4** shows the resistance versus CLTM gap spacing measurements for Au-based and Au-free structures. Correction factors (c) were calculated and applied to measured resistance values R/c to account for CLTM geometry [14]. Linear fit of Au-free samples has the highest slope, lowest Y intercept and longer error bars. It is evident that Au-free results are less stable than Au-based results. The Au-free fit line has a higher slope and maximum X intercept, which suggests higher sheet resistance and lower transfer length [14] due to application of recess etching in these structures.

**Fig. 5 (a)** depicts the contact resistance of different




**Fig. 4.** Corrected resistance (R/c) versus CLTM gap spacing measurements. Au-free samples were annealed for 30 s at 800°C. Both Au-based samples were annealed for 45 s at 830°C. Each point is the mean value of 4 samples. The error bars indicate maximum and minimum measured values.



**Fig. 5.** (a) The Au-based contact resistance on Silicon and sapphire substrates. All samples were annealed for 45 s. (b) The Au-free contact resistance at different annealing temperatures. All samples were annealed for 30 s. The points are medians of the data. The error bars represent maximum and minimum measured values.

structures on two studied substrates. The best result on sapphire substrate is  $0.7 \Omega \cdot \text{mm}$  at  $850^\circ\text{C}$  using Ti/Al/Ti/Au stack. The Ti/Al/Ni/Au stack on sapphire has the minimum value of  $0.9 \Omega \cdot \text{mm}$ . For silicon substrate, the best results were obtained as  $1.3$  and  $1.5 \Omega \cdot \text{mm}$  at  $830$  and  $850^\circ\text{C}$  for Ti/Al/Ni/Au and Ti/Al/Ti/Au, respectively. Ti-barrier and Ni-barrier stacks have the lowest values at  $850$  and  $830^\circ\text{C}$ . These different trends of metal stacks are similar to those previously reported [9, 15]. **Fig. 5 (b)** shows the contact resistance dependence on annealing temperature for the studied Au-free metal stacks on silicon substrate. For Ti/Al/W (60/100/30) metal stack, the temperature for comparison are  $800$ ,  $820$ , and  $850^\circ\text{C}$ . The results show that the ohmic contact is quite unstable but contact resistance is  $0.65$  and  $0.83 \Omega \cdot \text{mm}$  in average for  $800$  and  $820^\circ\text{C}$ , respectively. For Ti/Al/Ni/W (60/100/20/10 nm) stack, the minimum value of  $1.27 \Omega \cdot \text{mm}$  was obtained at  $870^\circ\text{C}$ . But the results at  $850^\circ\text{C}$  were more stable. For Ti/Al/Ni/W (60/100/10/20 nm) stack, the results of  $850^\circ\text{C}$  are higher than  $3 \Omega \cdot \text{mm}$  and



**Fig. 6.** The measurement of atomic force microscope. The 3-d view of (a) Au surface after annealing, (b) W surface after annealing, and (c) Au-free etched step.

all samples have longer error bars. The lowest contact resistances for metal stacks with Ni are higher than  $1 \Omega \cdot \text{mm}$ . As shown in the error bar, the stability is better than samples without Ni. Whether Ni can improve the stability of contact resistance need more experimental investigation to validate. Comparing with Au-based ohmic contacts, the instability in Au-free ohmic contact is possibly due to difficulty in controlling the AlGaN barrier recess process.

Besides, the benefit of CMOS compatibility for Au-free ohmic contacts, as shown in **Fig. 2** the Ti/Al/(Ni)/W metal stacks result in smoother surface after annealing and especially more acute edge morphology. **Fig. 6** is the atomic force microscope (AFM) scan result. The RMS is  $4.867 \text{ nm}$  and  $72.5 \text{ nm}$  for Au-free and Au-capped surface respectively on  $5 \times 5 \mu\text{m}$ . This is highly beneficial for the power/RF device down-scaling [12].

#### 4. Conclusions

In summary, we have fabricated AlGaN/GaN ohmic contacts using both Au-based and Au-free metal stacks on two different epitaxial structures on Si or sapphire. The conventional Au-based (Ti/Al/X/Au) ohmic contact process is under superior control. For Au-free ohmic contact, our results indicate that Ti/Al/Ni/W (60/100/20/10 nm) metal stack with  $850^\circ\text{C}$  annealing

makes an acceptable ohmic contact with improved stability and surface morphology. The contact resistance can be further improved by controlling the etching depth uniformity and annealing conditions.

### Acknowledgments

This work was supported in part by the research of low cost fabrication of GaN power devices and system integration (Grant No: JCYJ20160226192639004), in part by research of AlGaN HEMT MEMS sensor for work in extreme environment (Grant No: JCYJ20170412153356899), and in part by research of the reliability mechanism and circuit simulation of GaN HEMT (Grant No: 2017A050506002).

### References

- [1] R. S. Pengelly, S. M. Wood, J. W. Milligan, S. T. Sheppard, and W. L. Pribble, *IEEE Transactions on Microwave Theory and Techniques*. 2012, pp. 1764-1783, 2012.
- [2] K. J. Chen et al., *IEEE Transactions on Electron Devices*. 2017, pp. 779
- [3] B. P. Luther, S. E. Mohney, T. N. Jackson, M. Asif Khan, Q. Chen, and J. W. Yang, *Applied Physics Letters*. 1997, pp. 57
- [4] Z. X. Qin *et al.*, *Applied Physics A*. 2004, pp. 729
- [5] D.-F. Wang *et al.*, *Journal of Applied Physics*. 2001, pp. 6214
- [6] A. Motayed, R. Bathe, M. C. Wood, O. S. Diouf, R. D. Vispute, and S. N. Mohammad, *Journal of Applied Physics*. 2001, pp. 1087
- [7] D. Selvanathan, L. Zhou, V. Kumar, and I. Adesida, *physica status solidi (a)*. 2002, pp. 583
- [8] V. Kumar, L. Zhou, D. Selvanathan, and I. Adesida, *Journal of Applied Physics*. 2002, pp. 1712
- [9] C. Wang and N.-Y. Kim, *Nanoscale Research Letters*. 2012, pp. 107
- [10] H. S. Lee, D. S. Lee, and T. Palacios, *IEEE Electron Device Letters*. 2011, pp. 623
- [11] L. Yang *et al.*, *Applied Physics Express*. 2013, p. 116501
- [12] J. Zhang *et al.*, *Applied Physics Letters*. 2015, p. 262109
- [13] B. D. Jaeger *et al.*, *2012 24th International Symposium on Power Semiconductor Devices and ICs*. 2012, pp. 49
- [14] B. Jacobs, M. C. J. C. M. Kramer, E. J. Geluk, and F. Karouta, *Journal of Crystal Growth*. 2002, pp. 15
- [15] J. H. Klootwijk and C. E. Timmering, *Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516)*. 2004, pp. 247