

Delft University of Technology

Fan-out enabled spin wave majority gate

Mahmoud, Abdulqader; Vanderveken, Frederic ; Adelmann, Christoph; Ciubotaru, Florin; Hamdioui, Said; Cotofana, Sorin

DOI 10.1063/1.5134690

Publication date 2020

Document Version Final published version

Published in **AIP Advances**

Citation (APA) Mahmoud, A., Vanderveken, F., Adelmann, C., Ciubotaru, F., Hamdioui, S., & Cotofana, S. (2020). Fan-out enabled spin wave majority gate. *AIP Advances*, *10*(3), 035119-1 - 035119-6. Article 035119.

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

Fan-out enabled spin wave majority gate

Cite as: AIP Advances **10**, 035119 (2020); https://doi.org/10.1063/1.5134690 Submitted: 31 October 2019 . Accepted: 03 March 2020 . Published Online: 16 March 2020

Abdulqader Mahmoud (), Frederic Vanderveken (), Christoph Adelmann (), Florin Ciubotaru, Said Hamdioui, and Sorin Cotofana





ARTICLES YOU MAY BE INTERESTED IN

The design and verification of MuMax3 AIP Advances 4, 107133 (2014); https://doi.org/10.1063/1.4899186

Nanoscale spin-wave wake-up receiver Applied Physics Letters **115**, 092401 (2019); https://doi.org/10.1063/1.5109623

Experimental prototype of a spin-wave majority gate Applied Physics Letters **110**, 152401 (2017); https://doi.org/10.1063/1.4979840

AVS Quantum Science





RECEIVE THE LATEST UPDATES

AIP Advances 10, 035119 (2020); https://doi.org/10.1063/1.5134690 © 2020 Author(s).

Fan-out enabled spin wave majority gate

Cite as: AIP Advances 10, 035119 (2020); doi: 10.1063/1.5134690 Submitted: 31 October 2019 • Accepted: 3 March 2020 • Published Online: 16 March 2020



Abdulqader Mahmoud,^{1,a)} ^[1] Frederic Vanderveken,² ^[1] Christoph Adelmann,² ^[1] Florin Ciubotaru,² Said Hamdioui,¹ and Sorin Cotofana¹

AFFILIATIONS

¹ Delft University of Technology, Mekelweg 2, 2628 CD Delft, The Netherlands ²IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

^{a)}Author to whom correspondence should be addressed: A.N.N.Mahmoud@tudelft.nl

ABSTRACT

By its very nature, Spin Wave (SW) interference provides intrinsic support for Majority logic function evaluation. Due to this and the fact that the 3-input Majority (MAJ3) gate and the inverter constitute a universal Boolean logic gate set, different MAJ3 gate implementations have been proposed. However, they cannot be directly utilized for the construction of larger SW logic circuits as they lack a key cascading mechanism, i.e., fanout capability. In this paper, we introduce a novel ladder-shaped SW MAJ3 gate design able to provide a maximum fanout of 2 (FO2). The proper gate functionality is validated by means of micromagnetic simulations, which also demonstrate that the amplitude mismatch between the two outputs is negligible, proving that an FO2 is properly achieved. Additionally, we evaluate the gate area and compare it with SW state-of-the-art and 15 nm CMOS counterparts working under the same conditions. Our results indicate that the proposed structure requires a 12× less area than the 15 nm CMOS MAJ3 gate and that at the gate level, the fanout capability results in 16% area savings, when compared to the state-of-the-art SW majority gate counterparts.

© 2020 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/). https://doi.org/10.1063/1.5134690

The rapid increase in available row data led to an abrupt downscaling of the CMOS technology in order to meet the continuously increasing application demand for high performance computation platforms.¹ However, CMOS scaling became more and more difficult due to various technological hurdles, such as (i) quantum mechanics related phenomena and physical limitations, such as leakage;² (ii) high failure rate and short lifetime of devices;³ and (iii) steep fabrication cost increase not justifiable by scaling economical benefits.² As a result, different emerging technologies are now explored as potential candidates for future partial/total CMOS replacement.^{4,5} One of them relies on Spin Wave (SW) interference within magnetic waveguides.^{4,5} Preliminary investigations suggest that SW based computing potentially enables ultra low power consumption at acceptable delay and has great scalability potential.^{4,5} SW computing is based on wave interference, which can be either constructive or destructive depending on the interfering SW phases. This principle is used to build SW logic gates. A spin wave interferometer, e.g., Mach-Zhender interferometer, was used to investigate this phenomenon.⁶⁻¹⁰ To this end, different logic and Majority gate designs were introduced;¹¹⁻²¹ they all, with the exception of Refs. 16 and 17, make use of bent waveguides through which

weak signals as SWs do not properly propagate and attenuate very fast.

As the 3-input Majority gate (MAJ3) together with an inverter forms a universal Boolean logic gate set, it provides the foundation for the potential implementation of complex SW circuits.¹¹ However, building larger circuits requires gates with fan-out capability, which none of the previously mentioned designs possesses. Thus, if a certain Majority gate has to provide its output to more than one gate input, it has to be replicated. For example, if a gate output has a fan-out f > 1, all the gates on its cone of influence starting for the circuit primary inputs have to be replicated f times. Given that practical circuits include many such gates, the lack of fanout capability results in substantial area and energy consumption overheads. The SW circuit fan-out issue has been addressed, and magnonic splitter^{22–25} or caustic beam²² based solutions have been proposed. However, the presented designs require large frequency bands and are not scalable. If the magnetic field is applied in plane, the T-shape magnonic splitter²³ relies on the SW mode (backward volume and surface) conversion. Given that the dispersion relation is magnetic field direction dependent, such an approach results in complex SW interference patterns, which precludes the utilization

of T-shape magnonic splitters in the design of large SW circuits. The possibility to implement a magnonic splitter by voltage controlled reconfigurable nano-channels was discussed in Ref. 24; however, no detailed analysis of the spin wave quality after splitting has been provided. Additionally, a nonlinear directional coupler that allows SW transmission from a waveguide to another was investigated²⁵ and demonstrated the SW power dependency of this phenomenon. However, this concept splits the SW energy and cannot provide SW replication, which is crucial for gate fan-out achievement.

In view of the above, it can be concluded that SW based computing with potential ultra low energy consumption cannot become reality without gate intrinsic fan-out capabilities. Here, we overcome this challenge and introduce a generic SW Majority gate structure that provides natural fan-out support. Our structure is based on an area efficient 3-input Majority ladder-shaped SW gate structure that is able to provide a maximum fan-out of 2. This concept has been validated by means of micromagnetic simulations with the Object Oriented Micromagnetic Framework (OOMMF).

Generally speaking, the proposed gate can operate with any SW type; however, each SW type has its proper dispersion relation, which plays a crucial role in the actual gate design. Magnetostatic Spin Waves (MSWs) can be classified into three limiting cases: Magnetostatic Surface Spin Wave (MSSW), Backward Volume Magnetostatic Spin Wave (BVMSW), and Forward Volume Magnetostatic Spin Wave (FVMSW).²⁶ Depending on the wave propagation direction, BVMSW and MSSW exhibit different dispersion relations. This complicates the circuit design because similar SW propagation in both horizontal and vertical directions is required. For FVMSWs, which propagate in a plane perpendicular to the static magnetization orientation, SW exhibits the same dispersion relation regardless of the wave vector orientation. In this view, we rely on them in the gate design introduced in the following lines.

Different SW excitation (and detection) methods exist, e.g., microstrip antennas,^{27,28} magnetoelectric cells,^{29–31} spin-orbit torque.^{32,33} A spin wave propagates through the waveguide with a wavelength λ , frequency *f*, amplitude *A*, and phase ϕ . Information can be encoded in its amplitude, phase, or both of them. If multiple SWs coexist in a waveguide, the computation can be performed using wave interference. Two waves with the same λ , A, and f can interfere constructively or destructively depending on their relative phase difference: (i) in-phase SWs interfere constructively and the resulting wave has a doubled amplitude and (ii) out-of-phase SWs interfere destructively, and therefore cancel each other. If more than two equal λ and f SWs interfere, the result reflects a Majority decision, i.e., if more SWs have $\phi = \pi$ (logic "1") than $\phi = 0$ (logic "0"), the resultant SW has $\phi = \pi$, and $\phi = 0$ otherwise. This means that the SW interference provides natural support for direct (no Boolean gates are required) Majority gate implementations. For example, a CMOS implementation of a 3-input Majority gate requires 18 transistors, whereas a single magnetic waveguide is enough for the SW counterpart.^{11,16} In the linear regime, it is possible to have simultaneous propagation of spin waves with different frequencies. The information can be encoded in the phase of the spin wave at each and every frequency, and therefore, SW gates inherently enable parallel computation on shared hardware resources. Additionally, if the involved waves have different amplitudes, they still interfere constructively or destructively depending on the phase difference. However, this generates multiple SWs with different amplitude values, which could be beneficial for the realization of multi-valued logic gates. In the most general case, SWs with different amplitudes, phases, wavelengths, and frequencies can be excited and intricately interfere in the same waveguide. This provides promising alternative avenues toward novel, yet to be discovered, SW based computing paradigms and systems.

In this paper, we propose a 3-input Majority gate (MAJ3) that has a ladder-shape structure, as depicted in Fig. 1. The inputs are excited at $(I_1, I_2, I_3, \text{ and } I_4)$ and the outputs are read from (O_1, O_2) .

To obtain a proper interference pattern at the crosspoints, the waveguide width *w* has to be less than or equal to the wavelength λ . Also, the excited SWs should have the same amplitude *A*. In addition, all excited SWs are required to have the same frequency to achieve the desired interference pattern. We propose a generic device layout, its dimensions, and some critical distances d_i (where i = 1, 2, ..., 7) expressed in terms of spin wave wavelengths, as indicated in Fig. 1. For example, if λ wavelength SWs have to constructively interfere when they have the same phase and destructively otherwise, d_1, d_2, d_3, d_4 , and d_5 must be equal with $n\lambda(n = 1, 2, 3, ...)$. If the opposite behavior is targeted, d_1, d_2, d_3, d_4 , and d_5 must be equal with $\frac{n}{2}\lambda(n = 1, 3, 5, ...)$. Moreover, to obtain a proper fan-out of 2, i.e., outputs with the same energy levels, the structure has to be symmetric, and thus d_1 to d_5 must have the same value.

In contrast with CMOS gates, SW gates can provide both direct and inverted output by properly adjusting the output transducer position vs the output interference point. In this way, the direct and inverted result can be read at a distance of $n\lambda(n = 1, 2, 3, ...)$ and $\frac{n}{2}\lambda(n = 1, 2, 3, ...)$ from the last interference, respectively. In our case, MAJ (a, b, c) and $\overline{MAJ}(a, b, c)$ are obtained at $d_6 = d_7 = n\lambda(n = 1, 2, 3, ...)$ and $d_6 = d_7 = \frac{n}{2}\lambda(n = 1, 2, 3, ...)$



TABLE I. MAJ3 truth table.

I_1	I_2	I_3	O_1	I_1	I_2	I_4	O_2	Indication in Fig. 2
0	0	0	0	0	0	0	0	(i)
0	0	1	0	0	0	1	0	(ii)
0	1	0	0	0	1	0	0	(iii)
0	1	1	1	0	1	1	1	(iv)
1	0	0	0	1	0	0	0	(v)
1	0	1	0	1	0	1	0	(vi)
1	1	1	1	1	1	0	1	(vii)
1	1	1	1	1	1	1	1	(viii)

= 1, 3, 5, . . .), respectively, and both outputs exhibit the same energy because of the structure symmetry.

Intuitively speaking, the Majority gate operates as follows: (i) SWs with appropriate phases are initiated at I_1 , I_2 , I_3 , and I_4 to the targeted logic value (0 or 1). (ii) The excited SWs propagate (in both directions in the horizontal and vertical waveguides) and interfere when meeting each other. The resulting wave propagates toward the outputs O_1 and O_2 . Thanks to the symmetry of the device and the isotropic behavior of the spin waves in this configuration, the waves arriving at the gate outputs are identical, and thus, the 3-input Majority gate exhibits a fan-out of 2. It is worth mentioning that I_3 has an effect on O_2 as the spin wave signal excited at I_3 propagates

through I_1 and I_2 . Also, I_4 has an effect on O_1 as the spin wave signal excited at I_4 propagates through I_1 and I_2 . In addition, spin wave excited at I_1 and I_2 face edges, while its propagation to the output, in contrast to I_3 and I_4 , which have a straight path to the outputs. Therefore, I_3 and I_4 are excited at lower energy than I_1 and I_2 as will be discussed further later in this paper.

It is worth mentioning that I_3 has an effect on O_2 as the SW excited at I_3 propagates through I_1 and I_1 . Similarly, I_4 has an effect on O_1 as the spin wave signal excited at I_4 propagates through I_1 and I_2 . In addition, SWs excited at I_1 and I_2 face edges, while they propagate toward the outputs, while I_3 and I_4 generated SWs have a straight path to O_1 and O_2 , respectively. Therefore, I_3 and I_4 are excited at lower energy than I_1 and I_2 as will be discussed further in this paper.

We validate the proposed majority gate by means of micromagnetic simulations while making use of $Fe_{60}Co_{20}B_{20}$ waveguides, with a Perpendicular Magnetic Anisotropy (PMA) field greater than the magnetic saturation, which means that no external magnetic field is required for proper gate operation. We instantiated a MAJ3 gate for waveguide width w = 75 nm, and to simplify the interference pattern, we selected a larger wavelength than w, SW wavelength $\lambda = 165$ nm, which implies that $d_1 = d_2 = d_3 = d_4 = d_5 = d_6 = d_7 = 165$ nm. Furthermore, we assume the following values of the relevant parameters:³⁴ magnetic saturation $M_s = 1.1 \times 10^6$ A/m, exchange stiffness $A_{exch} = 18.5$ pJ/m, damping constant $\alpha = 0.004$, perpendicular anisotropy constant $k_{ani} = 8.3177 \times 10^5$ J/m³, and waveguide thickness t = 1 nm. We calculated the FVMSW dispersion relation for these parameters,



FIG. 2. Color coded snapshots of the magnetization state demonstrating all majority functions for two widths of SW waveguide: (a) 75 nm and (b) 50 nm. Blue represents logic 1, which presents a phase of π , red presents logic 0, which presents phase 0, the input order is $(I_3 I_2 I_1)$ and $(I_4 I_2 I_1)$, and (i), (ii), (iv), (v), (vi), (vii), and (viii) present the gate reaction to (0 0 0), (0 0 1), (0 1 0), (0 1 1), (1 0 0), (1 0 1), (1 1 0), and (1 1 1) input patterns, respectively.

and for $\lambda = 165$ nm, and $k = 2\pi/\lambda = 38 \text{ rad}/\mu\text{m}$, the SW frequency is determined to be f = 6.5 GHz. To get some indication of the MAJ3 scaling implications, we also designed smaller structures, e.g., w = 50 nm, with $\lambda = 110$ nm and f = 9 GHz. This makes the distances $d_1 = d_2 = d_3 = d_4 = d_5 = d_6 = d_7 = 110$ nm.

The proposed design combines two Majority gates operating in parallel on the same input set as can be observed in Table I. I1, I2, and I₃ constitute the first Majority gate with its output being detected at O_1 , whereas I_1 , I_2 , and I_4 constitute the second Majority gate with O_2 as the output. Figure 2 presents OOMMF simulation results for the proposed w = 75 nm and w = 50 nm MAJ3 gates, under all possible input combinations. Note that in the figure, blue presents logic "1" (i.e., phase of π), red presents logic "0" (i.e., phase 0), the input order is $(I_3 I_2 I_1)$ and $(I_4 I_2 I_1)$, and (i), (ii), (iii), (iv), (v), (vi), (vii), and (viii) capture the gate reaction to (0 0 0), (0 0 1), (0 1 0), (0 1 1), (1 0 0), (1 0 1), (1 1 0), and (1 1 1) input patterns, respectively. As can be observed from Fig. 2, the results are in agreement with the MAJ3 truth table in Table I. If $I_1 = I_2 = I_3 = 0$ or the majority of the inputs are 0, then $O_1 = O_2 = 0$ (red), whereas if the majority of the inputs are 1, then the outputs O_1 and O_2 are 1 (blue), as expected. In addition, it can be noticed in Fig. 2 that the scaling does not affect the functionality of the Majority gate.

Figure 3 presents the possibility of having the inverted and non-inverted outputs by adjusting the reading position. As one can observe in Fig. 3, the inverted output $(O'_1 \text{ and } O'_2)$ of the Majority gates can be obtained by just shifting the reading position to a $\frac{n}{2}\lambda$ position.

By post-processing the OOMMF simulations, we estimated the MAJ3 gate delay, i.e., the maximum time it takes for the inputs to propagate to the output, as 1.5 ns and 1 ns for the w = 75 nm and w = 50 nm structures, respectively. To investigate the waveguide width reduction influence on the SW group velocity Vg, we calculated the group velocities from micromagnetic simulation and obtained $Vg_{50nm} = 1.15 \ \mu$ m/ns and $Vg_{75nm} = 1 \ \mu$ m/ns for w = 50 nm and w = 75 nm structures, respectively. We also note that SWs are traveling shorter distances for the smaller structure, e.g., distance I_3 to O_1 is 380 nm for w = 50 nm and 570 nm for w = 75 nm. This implies that the I_3 to O_1 propagation takes 330 ps for w = 50 nm and 570 ps w = 75 nm. Therefore, the gate performance increase is a consequence of both shorter traveling distance and increased group velocity.



FIG. 3. Inverted outputs O'_1 and O'_2 and non-inverted outputs O_1 and O_2 .

Thus, the gate delay can be further reduced by scaling down *w*, but also by making use of other waveguide materials.

We note that if only one MAJ3 output is required, then the structure can be simplified: (i) physically, by removing one of its vertical waveguides (arms) or (ii) logically, by not providing an input signal to I_4 . Moreover, the gate fan-out capabilities can be extended beyond two by vertically lengthening its arms. For example, if the outputs in Figs. 2 and 3 are shifted downward to the end of the arms and two outputs are placed upward (at the upper-end of the arms), four outputs can be accommodated and if properly designed, the gate can provide a fan-out of 4 as indicated in Fig. 4. However, the detailed design of such a structure constitutes future work and is out of the scope of the current paper.

To get inside on the quality of the achieved fan-out, i.e., the similarity between the two SWs obtained at the gate outputs, we make use of Magnetization Spinning Angle (MSA) as metric. The input and output spinning angles are calculated as

$$MSA = \arctan\left(\frac{\sqrt{(\overline{m_x})^2 + (\overline{m_y})^2}}{M_s}\right),\tag{1}$$

where $\overline{m_x}$ and $\overline{m_y}$ are the x and y components of the magnetization, respectively.

Table II presents the contribution percentage of each input to the outputs O_1 and O_2 when each of them is separately activated, for the 50 nm waveguide width design. The output MSAs in the table are normalized values with respect to the activated input MSA. Thus, when only I_1 is activated, O_1 and O_2 MSAs are normalized by I_1 MSA. The same holds true for the other three situations presented in the table. As it can be noticed, I_3 , I_2 , I_1 , and I_4 contributions to O_1 and O_2 are quite different. Due to the symmetry, I_1 equally contributes to both gate outputs O_1 and O_2 and the same holds true for I_2 also. However, due to its proximity, I_2 has a larger contribution to



TABLE II. Input contribution percentage on the outputs-separately activated inputs.

Inputs	O_1/I (%)	O ₂ /I (%)	
$\overline{I_1}$	54	54	
I_2	57	57	
I_3	96	35	
I_4	35	96	

the outputs than I_1 and as such their strengths have to be properly balanced. Input I_3 SW is the strongest contributor to O_1 as it has a direct path to O_1 , while spin waves from I_2 and I_1 are facing edges and reflect back and forth. Moreover, I_3 mostly affects O_1 and to a lower extent O_2 , while the I_4 effect is stronger on O_2 and weaker on O_1 . Thus, as the inputs on the vertical and horizontal waveguides differently contribute to the outputs, I_3 and I_4 SWs must be excited at lower energy than I_1 and I_2 SWs to enable the correct gate behavior.

Table III presents the normalized (with respect to I_1) MSA of the outputs when all inputs are activated together for the same w= 50 nm design. As it can be noticed from Table III, the normalized O1 and O2 MSA is the same in all cases, which means that the proposed MAJ3 gate can successfully achieve a fan-out of 2. One can also observe in the table that different input combinations are producing different normalized MSA values. When all gate inputs have the same value $(I_1 = I_2 = I_3)$, the output MSA is reaching the highest value because of the constructive interference. When inputs have different values, the destructive interference diminishes the spin wave energy, which results in lower MSA values. Moreover, when the horizontal inputs $(I_1 \text{ and } I_2)$ are different, the position of the asserted input affects the MSA output. For example, when $(I_3 =$ 1, $I_2 = 0$, and $I_1 = 1$) or ($I_3 = 0$, $I_2 = 1$, and $I_1 = 0$), the normalized output MSA is higher than when $(I_3 = 1, I_2 = 1, \text{ and } I_1 = 0)$ or $(I_3 = 1, I_2 = 1, I_3 = 0)$ = 0, I_2 = 0, and I_1 = 1) because I_2 is located further than I_1 and I_3 from the interference location. As a result, when I_1 and I_3 have the same state, they interfere constructively and then destructively with I_2 , which results in a larger magnetization angle.

An accurate evaluation of the proposed structure is not possible at this stage of development, especially for the energy and delay. That is mostly due to the missing excitation and detection cell figure of merit data. Thus, as the transducers are the dominant source for

	Inpu	uts		<i>O</i> ₂ / <i>I</i> ₁ (%)
$\overline{I_1}$	I_2	I ₃ AND I ₄	O_1/I_1 (%)	
0	0	0	1	1
0	0	1	0.28	0.28
0	1	0	0.37	0.37
0	1	1	0.45	0.45
1	0	0	0.45	0.45
1	0	1	0.37	0.37
1	1	0	0.28	0.28
1	1	1	1	1

energy and delay, we chose to use the area as a metric to position our proposal vs the existing state of the art.

In order to make a fair comparison with Ref. 12, we scaled down the MAJ3 design for $w = \lambda = 48$ nm and validate it by means of OOMMF simulations. In addition, the outputs are captured directly at the last interference point. The proposed scaled FO2 MAJ3 gate requires a real estate of 0.0576 μ m². As the gate in Ref. 12 cannot provide fan-out, we have to consider two such gates working in parallel on the same input set to evaluate both gates in similar utilization conditions, which results in a required area of 0.0691 μ m², i.e., our proposal provides a 16% area reduction at the gate level. We note, however, that at the circuit level the area savings are significantly more substantial, as, in order to deal with a fan-out of 2 gate output *O*, the approach in Ref. 12 requires the replications of all the gates on *O*'s cone of influence starting from the circuit primary inputs, and that for efficient logic synthesis of practical circuits, gates with >1 fan-out are frequently necessary.

In order to compare with CMOS, we evaluated a 3-input Majority gate implemented in 15 nm technology with two NAND gates and one OR-AND-Invert (OAI) gate, at V_{dd} = 0.8 V, 25 °C, and an output load capacitance of 20 fF. Our evaluation indicates that the 15 nm CMOS MAJ3 area is 0.688 μ m², thus a 12× larger area than the proposed SW MAJ3 gate.

In summary, we presented a novel fan-out of 2 area efficient 3input spin wave Majority gate (MAJ3). We validated two instances of our proposal by means of OOMMF simulations and evaluated the fan-out quality by making use of the Magnetization Spinning Angle (MSA) as the metric. We calculated the normalized MSA values for the gate outputs and obtained negligible mismatch between them under all possible input combinations, i.e., a high quality fan-out. We compared our proposal with MAJ3 SW, under the same material assumptions and utilization conditions, and 15 nm CMOS state-ofthe-art counterparts in terms of area and demonstrated a 16% and 12× less area, respectively. As a closing remark, we note that achieving >1 fan-out is an enabling factor for the realization of SW circuits as it eliminates the otherwise required circuit replication associated with fan-out nodes intrinsic to SW circuits produced by means of logic synthesis. Thus, the implications of our proposal at the circuit level are a lot more substantial than at the gate level, both in terms of area and energy consumption.

ACKNOWLEDGMENTS

This work has received funding from the European Union's Horizon 2020 research and innovation program within the FET-OPEN project CHIRON under Grant Agreement No. 801055.

DATA AVAILABILITY

The data that support the findings of this study are available within the article.

REFERENCES

¹N. D. Shah, E. W. Steyerberg, and D. M. Kent, "Big data and predictive analytics: Recalibrating expectations," JAMA **320**, 27 (2018).

²D. Mamaluy and X. Gao, "The fundamental downscaling limit of field effect transistors," Appl. Phys. Lett. **106**, 193503 (2015).

³N. Z. Haron and S. Hamdioui, "Why is CMOS scaling coming to an end?," in *3rd International Design and Test Workshop*, 2008 (IEEE, 2008), pp. 98–103.

⁴K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser, "Device and architecture outlook for beyond CMOS switches," Proc. IEEE **98**, 2169–2184 (2010).

⁵D. E. Nikonov and I. A. Young, "Overview of beyond-CMOS devices and a uniform methodology for their benchmarking," Proc. IEEE **101**, 2498–2533 (2013).

⁶Y. K. Fetisov and C. E. Patton, "Microwave bistability in a magnetostatic wave interferometer with external feedback," IEEE Trans. Magn. 35, 1024–1036 (1999).
⁷A. B. Ustinov and B. A. Kalinikos, "Nonlinear microwave spin wave interferom-

eter," Tech. Phys. Lett. 27, 403–405 (2001). ⁸S. V. Vasiliev, V. V. Kruglyak, M. L. Sokolovskii, and A. N. Kuchko, "Spin wave

interferometer employing a local nonuniformity of the effective magnetic field," J. Appl. Phys. **101**, 113919 (2007).

⁹O. Rousseau, B. Rana, R. Anami, M. Yamada, K. Miura, S. Ogawa, and Y. Otani, "Realization of a micrometre-scale spin-wave interferometer," Sci. Rep. 5, 9873 (2015).

¹⁰N. Kanazawa, T. Goto, K. Sekiguchi, A. B. Granovsky, C. A. Ross, H. Takagi, Y. Nakamura, and M. Inoue, "Demonstration of a robust magnonic spin wave interferometer," Sci. Rep. 6, 30268 (2016).

¹¹A. Khitun and K. L. Wang, "Non-volatile magnonic logic circuits engineering," J. Appl. Phys. **110**, 034306 (2011).

¹²O. Zografos, B. Sorée, A. Vaysset, S. Cosemans, L. Amarù, P. Gaillardon, G. D. Micheli, R. Lauwereins, S. Sayan, P. Raghavan, I. P. Radu, and A. Thean, "Design and benchmarking of hybrid CMOS-spin wave device circuits compared to 10 nm CMOS," in 2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO) (IEEE, 2015), pp. 686–689.

¹³S. Klingler, P. Pirro, T. Brächer, B. Leven, B. Hillebrands, and A. V. Chumak, "Design of a spin-wave majority gate employing mode selection," Appl. Phys. Lett. **105**, 152410 (2014).

¹⁴S. Klingler, P. Pirro, T. Brächer, B. Leven, B. Hillebrands, and A. V. Chumak, "Spin-wave logic devices based on isotropic forward volume magnetostatic waves," Appl. Phys. Lett. **106**, 212406 (2015).

¹⁵O. Zografos, S. Dutta, M. Manfrini, A. Vaysset, B. Sorée, A. Naeemi, P. Raghavan, R. Lauwereins, and I. P. Radu, "Non-volatile spin wave majority gate at the nanoscale," AIP Adv. 7, 056020 (2017).

¹⁶O. Zografos, L. Amarù, P. Gaillardon, P. Raghavan, and G. D. Micheli, "Majority logic synthesis for spin wave technology," in 2014 17th Euromicro Conference on Digital System Design (IEEE, 2014), pp. 691–694.

¹⁷F. Ciubotaru, G. Talmelli, T. Devolder, O. Zografos, M. Heyns, C. Adelmann, and I. P. Radu, "First experimental demonstration of a scalable linear majority gate based on spin waves," in *2018 IEEE International Electron Devices Meeting* (*IEDM*) (IEEE, 2018), pp. 36.1.1–36.1.4.

¹⁸N. Kanazawa, T. Goto, K. Sekiguchi, A. B. Granovsky, C. A. Ross, H. Takagi, Y. Nakamura, H. Uchida, and M. Inoue, "The role of Snell's law for a magnonic majority gate," Sci. Rep. 7, 7898 (2017). ¹⁹M. Balynskiy, H. Chiang, D. Gutierrez, A. Kozhevnikov, Y. Filimonov, and A. Khitun, "Reversible magnetic logic gates based on spin wave interference," J. Appl. Phys. **123**, 144501 (2018).

²⁰C. J. Tock and J. F. Gregg, "Phase modulation and amplitude modulation interconversion for magnonic circuits," Phys. Rev. Appl. **11**, 044065 (2019).

²¹ A. B. Ustinov, E. Lähderanta, M. Inoue, and B. A. Kalinikos, "Nonlinear spinwave logic gates," IEEE Magn. Lett. **10**, 1–4 (2019).

²² F. Heussner, A. A. Serga, T. Brächer, B. Hillebrands, and P. Pirro, "A switchable spin-wave signal splitter for magnonic networks," Appl. Phys. Lett. **111**, 122401 (2017).

²³A. V. Sadovnikov, C. S. Davies, S. V. Grishin, V. V. Kruglyak, D. V. Romanenko, Y. P. Sharaevskii, and S. A. Nikitov, "Magnonic beam splitter: The building block of parallel magnonic circuitry," Appl. Phys. Lett. **106**, 192406 (2015).

²⁴ B. Rana and Y. Otani, "Voltage-controlled reconfigurable spin-wave nanochannels and logic devices," Phys. Rev. Appl. 9, 014033 (2018).

²⁵A. B. Ustinov and B. A. Kalinikos, "Power-dependent switching of microwave signals in a ferrite-film nonlinear directional coupler," Appl. Phys. Lett. **89**, 172511 (2006).

²⁶A. A. Serga, A. V. Chumak, and B. Hillebrands, "YIG magnonics," J. Phys. D: Appl. Phys. 43, 264002 (2010).

²⁷ F. Ciubotaru, T. Devolder, M. Manfrini, C. Adelmann, and I. P. Radu, "All electrical propagating spin wave spectroscopy with broadband wavevector capability," Appl. Phys. Lett. **109**, 012403 (2016).

²⁸ A. V. Chumak, A. A. Serga, and B. Hillebrands, "Magnonic crystals for data processing," J. Phys. D: Appl. Phys. **50**, 244001 (2017).

²⁹S. Cherepov, P. Khalili Amiri, J. G. Alzate, K. Wong, M. Lewis, P. Upadhyaya, J. Nath, M. Bao, A. Bur, T. Wu, G. P. Carman, A. Khitun, and K. L. Wang, "Electric-field-induced spin wave generation using multiferroic magnetoelectric cells," Appl. Phys. Lett. **104**, 082403 (2014).

³⁰C. Chen, A. Barra, A. Mal, G. Carman, and A. Sepulveda, "Voltage induced mechanical/spin wave propagation over long distances," Appl. Phys. Lett. **110**, 072401 (2017).

³¹ R. Duflou, F. Ciubotaru, A. Vaysset, M. Heyns, B. Sorée, I. P. Radu, and C. Adelmann, "Micromagnetic simulations of magnetoelastic spin wave excitation in scaled magnetic waveguides," Appl. Phys. Lett. **111**, 192411 (2017).

³²G. Talmelli, F. Ciubotaru, K. Garello, X. Sun, M. Heyns, I. P. Radu, C. Adelmann, and T. Devolder, "Spin-wave emission by spin-orbit-torque antennas," Phys. Rev. Appl. **10**, 044060 (2018).

³³P. Gambardella and I. M. Miron, "Current-induced spin orbit torques," Philos. Trans. R. Soc., A 369, 3175–3197 (2011).

³⁴T. Devolder, J.-V. Kim, F. Garcia-Sanchez, J. Swerts, W. Kim, S. Couet, G. Kar, and A. Furnemont, "Time-resolved spin-torque switching in MgO-based perpendicularly magnetized tunnel junctions," Phys. Rev. B **93**, 024420 (2016).