

A 720 nW Current Sensor with 0-to-15 V Input Common-Mode Range and ±0.5% Gain Error from -40 to 85 °C

Zamparette, Roger; Makinwa, Kofi

DOI

10.23919/VLSITechnologyandCir57934.2023.10185309

Publication date

Document Version

Final published version

Published in

Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits

Citation (APA)

Zamparette, R., & Makinwa, K. (2023). A 720 nW Current Sensor with 0-to-15 V Input Common-Mode Range and ±0.5% Gain Error from -40 to 85 °C. In Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits, VLSI Technology and Circuits 2023 (Digest of Technical Papers - Symposium on VLSI Technology; Vol. 2023-June). IEEE. https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185309

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policyPlease contact us and provide details if you believe this document breaches copyrights.

We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository 'You share, we take care!' - Taverne project

https://www.openaccess.nl/en/you-share-we-take-care

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

A 720 nW Current Sensor with 0-to-15 V Input Common-Mode Range and ±0.5% Gain Error from -40 to 85 °C

Roger Zamparette¹, Kofi Makinwa¹
¹Delft University of Technology, Delft, The Netherlands

Abstract

This paper presents a nano-power high-side shunt-based current sensor (CS) that digitizes the voltage drop across an on-chip ($\pm 1A$) or a lead-frame ($\pm 30A$) shunt. A TC-tunable ADC reference compensates for the shunts' large temperature coefficient (TC), resulting in $\pm 0.5\%$ gain error from -40 to 85°C. The CS employs a capacitively coupled g_m -boosted front-end followed by a CCO-based $\Delta\Sigma$ ADC. Together with a floating input chopper, this results in an input common-mode range (ICMR) of 0-to-15V, the largest reported for a CS implemented in a standard CMOS process. It achieves high energy efficiency (164dB FoM) while consuming only 720nW, representing a 4× improvement on the state-of-the-art and making this the first ever reported sub- μ W smart current sensor.

Introduction

Knowing the battery State of Charge is essential for the reliable operation of IoT devices, and it is typically determined by Coulomb counting. Since it must always be on, this requires a low-power CS [1-4], which, for IoT applications, should also be low-cost. The latter can be achieved using metal shunts, such as on-chip, lead-frame, and PCB traces, but their readout circuits often consume several µWs, significantly impacting battery life. High-side sensing is preferred, but it is an extra challenge in multi-cell battery applications and typically requires an expensive BCD process [3,4]. This work proposes a nano-power high-side CS compatible with low-cost metal shunts and fabricated in a standard 0.18µm CMOS process.

Proposed Current Sensor

As shown in Fig.1a, the CS employs an ADC with a TC-tunable $V_{\text{REF}}=V_{\text{PTAT}}\pm\lambda\cdot V_{\text{CTAT}}$ [2] to digitize the voltage across a metal shunt $V_S=R_SI_S$ while simultaneously compensating for its 1st-order TC (~3500 ppm/°C). The CS can be used with either a lead-frame shunt (300 $\mu\Omega$, ±30A, Fig.1b) or an on-chip metal shunt (40m Ω , ±1A, Fig.1c) [2,4].

Previous TC-tunable V_{REF} generators used separate circuits for V_{PTAT} and V_{CTAT} [1,2]. In this work, V_{REF} is generated by a single circuit to save power (Fig. 2). The PTAT voltage across a dynamic threshold MOST (DTMOST) pair is added to a CTAT voltage I_{BIAS} : λ · R_{CTAT} , where λ is a trim factor. The use of DTMOSTs instead of BJTs enables $V_{\text{DD}}{<}1V$ since V_{SG} (250mV @ 25°C) is ~3× smaller than V_{BE} (700mV @ 25°C). However, a low-TC bias current I_{BIAS} is required to minimize the nonlinear temperature dependence of the resulting V_{REF} .

As shown in Fig. 3, I_{BIAS} is generated by forcing the PTAT voltage produced by a DTMOST pair across a silicided poly resistor (R_{SIL}), whose near-PTAT TC results in a near-zero TC current. This is realized by a current-voltage mirror (CVM) [5] rather than the usual opamp, saving power and enabling $V_{DD} < 1V$. The current is then mirrored to another DTMOST pair in series with two 4-bit resistor ladders, $R_{MSB} \left(R_{UNIT} = 8k\Omega \right)$ and $R_{LSB} \left(R_{UNIT} = 0.5k\Omega \right)$ that realize the TC-tuning. A polarity bit λ_{PN} selects the appropriate ladder, resulting in a 9-bit trim DAC using just 34 switches, thus significantly reducing switch leakage while providing accurate Kelvin connections. The CVM and mirrors are chopped at $f_{CH} = f_{S}/2$ to suppress offset/flicker noise.

As shown in Fig. 4, V_s is sensed by a capacitively-coupled g_m stage, which is chopped at $f_{CH}=f_s/2$, thus suppressing its

offset/flicker noise and decoupling the DC levels of the input and the $\Delta\Sigma M$ summing node. System-Level Chopping (SLC) further suppresses offset with $f_{_{SLC}}=f_{_{S}}/64$. The floating input choppers [4] are protected by a custom ESD structure, which enables a high ICMR (<15V). Using a 1st-order $\Delta\Sigma M$ ensures a uniform impulse response [2], but its finite DC gain leads to dead zones and low SQNR. A phase quantizing loop filter based on two current-controlled oscillators (CCOs) is employed to address these issues. It provides multi-bit quantization and high DC gain, even for $V_{DD} < 1V$ [6]. A phase frequency detector (PFD) quantizes the CCOs' phase difference, resulting in a 4-bit, 3-level output that drives a capacitive DAC C_{DAC} . Compared to [6], the middle level is obtained by simply shorting the bottom plates of C_{DAC} . Finally, dead-banding (DB) suppresses chopping-induced non-linearity [7].

For energy efficiency, the bias current of the g_m stage also supplies the CCOs ($I_{\text{CCOP(N)}}$) (Fig.5). Large loop-gain ($\propto g_m \cdot k_{\text{CCO}}$) is required for high SQNR, while reducing k_{CCO} reduces f_{CCO} and dynamic power consumption. A current-reuse g_m -boosting scheme is proposed to decouple the g_m choice from the I_{CCO} . The cross-coupled M_{boost} transistors create a negative g_m that boosts the effective g_m (g_{meff}) to, ideally, infinity. The series resistors R_s stabilize the system and define $g_{\text{meff}} = 1/R_s = 4\mu S$ ($\sim 3x$ the g_m of M_{gm}) with $I_{\text{CCOP(N)}} = 60nA$ and $f_{\text{CCO}} = 16kHz$. They also provide pseudo-differential degeneration, leading to a wider input range. A large bias resistor $R_B = 5G\Omega$ is required to minimize its noise contribution, which is realized as a Segmented Duty-Cycled Resistor (SDCR) [1] operating at $f_{\text{SDCR}} = f_s$.

Measurement Results and Performance Summary

The CS is fabricated in a standard 0.18 μ m CMOS process (Fig.6a) and consumes 720nW from a single 0.9V supply. The ADC achieves a $4\mu V_{\text{RMS}}$ resolution in a 5ms conversion time for f_s =32kHz. Decimation is performed off-chip for flexibility. The chip is shown in Fig 6b mounted on the lead-frame from a standard package.

Fig. 7 shows ΔI_{OUT} vs. ΔV_{IN} of the g_m stage with and without g_m -boosting. As shown in Fig. 8, the lower quantization noise and increased gain with g_m -boosting increase the modulator's thermal-noise limited BW from ~60Hz to ~200Hz. Fig. 9 and Fig. 11 show the D_{OUT} (I_s =0.5A, on-chip / I_s =20A, lead-frame) and I_{BIAS} variation from ~40 to 85°C for a typical sample. The TC of I_{BIAS} =140ppm/°C, and the on-chip/lead-frame D_{OUT} variation is $\pm 0.3\%$ /<0.5%. Fig.10 shows the gain error for the on-chip/ and lead-frame shunts (0.5%, four samples each) after a room temperature gain trim and a λ batch calibration. The spectrum for different ICMs is shown in Fig. 12, demonstrating the 0-to-15V ICMR. The offset stays below $100\mu V/5\mu V$ with SLC on/off for eight samples, as shown in Fig.13.

The sensor's performance is summarized in Tab.1. Compared to the state-of-the-art, it requires ~4× less power and is more energy efficient. Moreover, it supports high-side sensing up to 15V and is the first reported sub- μW CMOS current sensor.

References

- [1] Z. Tang ,et.al., ISSCC, 2023. [2] R. Zamparette,et.al., VLSI, 2021.
- [3] C. Vroonhoven, ISSCC, 2020.[4] L. Xu, et al., ISSCC, 2018.
- [5] K. Souri, ISSCC, 2014. [6] W. Zhao, JSSC, 2019.
- [7] H.Chandrakumar, JSSC, 2018

