#  

# A Dynamically Reconfigurable <br> Recursive Switched-Capacitor 

## DC-DC Converter

with Adaptive Load Ability Enhancement

## By

Qi Lu
July 20, 2022

# Delft University of Technology 

# A Dynamically Reconfigurable <br> Recursive Switched-Capacitor DC-DC Converter with Adaptive Load Ability Enhancement 

Master's Thesis<br>To fulfill the requirements for the degree of Master of Science in Electrical Engineering at Delft University of Technology, Faculty of Electrical Engineering, Mathematics and Computer Science Under the supervision of Dr. Sijun Du To be defended on Wednesday, 27th July 2022 at 14:00

## Author

Qi Lu

## Student Number

5376939

## Thesis Committee Members

Dr. Ir. Nick van der Meijs
Dr. Sijun Du

July 20, 2022

## Acknowledgments

Firstly, I would like to thank my thesis supervisor Dr. Sijun Du, and I express my gratitude for his support and guidance on my thesis project and also for the valuable opportunity of tape-out. At the same time, I am very grateful to every professor in Electronic Instrumentation group, Prof. Dr. Kofi Makinwa, Dr. Ir. Michiel Pertijs and Dr. Qinwen Fan, etc. The skills I have developed in this group will help me not only as an excellent analog design engineer but also as a good human being.

Then, I would like to thank the professors in every course I have taken at TU Delft. Thanks to them for sharing knowledge and new insights for our future development. I am also very grateful to Dr. Ir. Nick van der Meijs for being the chair of my thesis committee and giving valuable suggestions for my thesis work.
Furthermore, I would like to thank Shaungmu Li for his support in this year. Thank him for sharing with me the ideas of circuit design and his experience in layout design. Without him, my thesis could not have been completed so successfully. In addition, I would like to thank Yuan Hua for helping me master and pass every course in my first year at TU Delft, overcoming all the difficulties encountered in changing majors. Also, thanks to every friend I met in the Netherlands for sharing weal and woe with me. You are the precious treasure of my entire life.

Last but not least, I owe my sincere gratitude to my family for encouraging me to become an engineer and supporting me in every decision I made in my life. Thanks to them for going with me on this journey and making it all possible.

## Contents

Page
List of figures ..... 6
List of tables ..... 8
Abstract ..... 9
1 Introduction ..... 10
1.1 DC-DC converter ..... 10
1.1.1 Low-dropout regulator (LDO regulator) ..... 10
1.1.2 Inductor-based Buck/Boost DC-DC converter ..... 12
1.1.3 Switched-capacitor DC-DC converter ..... 13
1.2 State of the art of Multi-VCR designs ..... 15
1.2.1 Successive approximation SC converter ..... 15
1.2.2 Recursive SC converter ..... 17
1.3 Research Questions ..... 20
1.4 Thesis Outline ..... 21
2 Proposed Topology ..... 22
2.1 Operation Principle ..... 22
2.2 Power Loss ..... 25
2.2.1 Switching Loss ..... 25
2.2.2 Conduction Loss ..... 28
2.3 Power Efficiency ..... 30
3 Circuit Implementation and Analysis ..... 31
$3.1 \quad$ 2:1 SC Converter ..... 31
3.1.1 Concept of the 2:1 SC Converter ..... 31
3.1.2 The Average Model ..... 32
3.1.3 Analysis of Output Impedance ..... 33
3.2 Total System Analysis ..... 39
3.3 Logic Control Blocks ..... 43
3.4 CLK Control Block ..... 46
3.4.1 CLK Generator ..... 46
3.4.2 Non-overlapping CLK Generation Circuit ..... 47
3.4.3 Gate Driver ..... 47
4 Measurement Results ..... 49
4.1 Environment Setup ..... 49
4.2 Chip package ..... 50
4.3 Chip die graph ..... 52
4.4 Efficiency vs output voltage $V_{\text {out }}$ ..... 52
4.5 Efficiency and $V_{\text {out }}$ vs load current $I_{\text {out }}$ ..... 53
4.6 Output impedance ..... 55
4.7 State of the art comparison ..... 56
5 Conclusion ..... 58
5.1 Summary of Main Contributions ..... 58
5.2 Future Work ..... 58
5.2.1 Parameter Sizing ..... 58
5.2.2 Hybrid SC ..... 59
5.2.3 Soft Charging Technique ..... 60
Bibliography ..... 61
A Appendix ..... 64
A. 1 Parameter Sizing ..... 64
A. 2 Chip information ..... 65
A.2.1 Chip front side ..... 65
A.2.2 Chip pins table ..... 66
A. 3 List of publications ..... 66

## List of figures

1 DC-DC ..... 10
2 Low-dropout regulator (LDO regulator) ..... 11
3 Buck converter ..... 12
4 Dickson 2:1 step-down converter [1]. ..... 14
5 SoC power management [2]. ..... 15
6 Successive approximation SC [3]. ..... 16
7 Recursive SC [4] ..... 17
8 Charge distribution in 4-stage (a) SAR and (b) RSC SC converter ..... 19
9 Reconfigurable VCR numbers ..... 23
10 Proposed dynamic reconfiguration scheme for (a) $\mathrm{VCR}=1 / 2$ and (b) VCR $=1 / 4$ or $3 / 4$. ..... 24
11 Proposed system architecture. ..... 25
12 Parasitic Capacitance. ..... 26
13 One 2:1 converter cell. ..... 31
14 Average Model ..... 32
15 (a) Charge Flow of Phase 1, (b) Charge Flow of Phase 2. ..... 33
16 Equivalent series resistance of the capacitor. ..... 36
17 Output Impedance vs Switching Frequency $f_{s}$. ..... 37
18 Charge distribution of the original recursive SC ..... 39
19 Charge distribution of this reconfigurable recursive SC at $\mathrm{VCR}=1 / 2$ ..... 40
20 Charge distribution of this reconfigurable recursive SC at $\mathrm{VCR}=1 / 4$ or $3 / 4$ ..... 41
21 Logic control diagram ..... 43
22 Output voltage waveform ..... 45
23 CLK control block. ..... 46
24 Gate Driver ..... 47
25 Measurement room ..... 49
26 chip photograph ..... 50
27 Chip layout ..... 50
28 Chip pins ..... 51
29 Chip Micrograph ..... 52
30 Efficiency vs $V_{\text {out }}$ ..... 53
31 Efficiency and $V_{\text {out }}$ vs $I_{\text {out }}$ at $\mathrm{VCR}=1 / 4$ ..... 54
32 Efficiency and $V_{\text {out }}$ vs $I_{\text {out }}$ at $\mathrm{VCR}=3 / 4$ ..... 54
33 Efficiency and $V_{\text {out }}$ vs $I_{\text {out }}$ at $\mathrm{VCR}=1 / 2$ ..... 55
34 hybrid SC ..... 60
35 Chip front side ..... 65
36 Chip pins table ..... 66

## List of tables

1 Reconfigurable VCR number of different cascaded stages ..... 22
$2 R_{\text {out }}$ of total system ..... 42
3 digital control block logic ..... 44
4 Measurement of overall output impedance $R_{\text {out }}$ ..... 56
5 State of the art comparison ..... 57


#### Abstract

Multiple voltage conversion ratio (VCR) recursive switched-capacitor (SC) DC-DC converters, based on a number of basic $2: 1$ converters, are widely used for on-chip power supplies due to their flexible VCRs for higher energy efficiency. However, conventional multi-VCR SC converters usually have one or more $2: 1$ converters unused for some VCRs, which results in lower power density and chip area wastage. This paper presents a new recursive DC-DC converter system, which is able to dynamically reconfigure the connection of all on-chip $2: 1$ converter cells so that the unused converters in conventional designs can be re-used in this new architecture for increasing the load-driving capacity, power density and power efficiency. To validate the design, a 4-bit-input 15 -ratio system was designed and fabricated in a $180-\mathrm{nm}$ BCD process, which can support a maximum load current of 0.71 mA and achieve a peak power efficiency of $93.1 \%$ with $105.3 \mu \mathrm{~A} / \mathrm{mm}^{2}$ chip power density from a 2 V input power supply. The measurement results show that the load-driving capacity can become $6.826 \times, 2.236 \times$ and $2.175 \times$ larger than the conventional topology when the VCR is $1 / 2$, $1 / 4$ and $3 / 4$, respectively. In addition, the power efficiency under these specific VCRs can also be improved considerably.


## 1 Introduction



Figure 1: DC-DC

In recent society, electrical devices have become an indispensable part of people's daily life. All electrical devices need DC power supply to work. The usual mains power is 220 V AC which cannot be used directly for devices. AC/DC converters are usually used to convert it into a high voltage DC power supply (E.g. 24 V ), but this DC voltage still cannot be used for electrical devices because it will exceed the safety voltage limitation of electrical appliances and break them down. At this time, a DC/DC converter is necessarily to be used to convert the high DC voltage into a low DC voltage (E.g. 1.8 V ), which is suitable for electrical devices' work.

### 1.1 DC-DC converter

$\mathrm{DC} / \mathrm{DC}$ converter is a voltage converter that converts an input voltage and efficiently outputs a fixed voltage. DC/DC converters are divided into three categories: step-up DC/DC converters, step-down DC/DC converters, and buck-boost DC/DC converters. Commonly used types of DC-DC converter are low-dropout regulator, inductor-based buck/boost converter and switched-capacitor converter, which will be introduced separately as below.

### 1.1.1 Low-dropout regulator (LDO regulator)

A low-dropout regulator (LDO regulator) is a DC linear voltage regulator (Which can only be used in step-down applications) that can regulate the output voltage even when the supply voltage is very close to the output voltage. Its main components are a controllable


Figure 2: Low-dropout regulator (LDO regulator)
power MOSFET and a differential amplifier (error amplifier). One input of the differential amplifier monitors the fraction of the output $V_{\text {out }}$ determined by the resistor ratio of $R_{1}$ and $R_{2}$. The second input to the differential amplifier is from a stable voltage reference $V_{\text {ref }}$ (bandgap reference). The working principle is: The sampled output $V_{\text {out }}$ will be compared with the reference voltage $V_{r e f}$ in the error amplifier, the difference between these two voltages is amplified to control the voltage drop $V_{D S}$ of the power MOSFET, thereby stabilizing the output voltage. When the output voltage $V_{\text {out }}$ decreases, and the difference between the reference voltage $V_{\text {ref }}$ and the sampling voltage $V_{\text {out }}$ increases, the drive current output by the error amplifier increases, and the voltage drop $V_{D S}$ of the power MOSFET decreases, thereby increasing the output voltage, vice versa. The output voltage will be finally stabilized as a constant value determined as Eq.(1).

$$
\begin{equation*}
V_{\text {out }}=\left(1+\frac{R_{1}}{R_{2}}\right) V_{\text {ref }} \tag{1}
\end{equation*}
$$

The energy efficiency of LDO can be calculated as $\eta=V_{\text {out }} / V_{\text {in }}$, it can be found that when the voltage difference between $V_{i n}$ and $V_{\text {out }}$ is large, the energy efficiency will be very low, which is unacceptable in the power converter system.

### 1.1.2 Inductor-based Buck/Boost DC-DC converter

In order to achieve high efficiency power conversion, a popular energy storage elementinductor is used in DC-DC converter design, that is, an inductor-based buck/boost converter. This part will only introduce the principle of a buck converter working in continuous mode as shown in Fig.3.


Off-State


Figure 3: Buck converter

Buck converters operate in continuous mode if the current through the inductor $I_{L}$ never falls to zero during a whole period $T$. When the switch is closed (On-state), the voltage across the inductor is $V_{L}=V_{\text {in }}-V_{\text {out }}$. The current through the inductor $I_{L}$ rises linearly (in approximation, so long as the voltage drop is almost constant). As the diode is reversebiased now, no current flows through it; When the switch is opened (Off-state), the diode is forward-biased. The voltage across the inductor is $V_{L}=-V_{\text {out }}$ (neglecting diode drop). Current $I_{L}$ decreases. The energy stored in inductor L is $E_{L}=0.5 L I_{L}^{2}$. It can be seen that the energy stored in inductor L increases during on-time as $I_{L}$ increases and then
decreases during the off-state. L is used to transfer energy from the input to the output of the converter. In the steady state, the energy stored in the inductor $L$ at the end of a operation period $T$ is equal to that at the beginning of the period. That means the current $I_{L}(0)=I_{L}(T)$. Based on this, the output voltage can be determined as Eq.(3):

$$
\begin{equation*}
V_{\text {out }}=D V_{\text {in }} \tag{2}
\end{equation*}
$$

Where D is the duty cycle of the period (On-state time $T_{o n}=D T$, Off-state time $T_{o f f}=$ $(1-D) T)$.

The inductor-based buck converter can achieve over $90 \%$ energy efficiency and drive a very large load current, which is preferred over a long time in DC-DC converter design. However, with the development of integrated circuits, people's requirements for the miniaturization of electronic equipment are increasing day by day, and fully integrated power conversion systems have been favored by designers because of their smaller area, lower IR drops and $L d_{i} / d_{t}$ drops in the package. In this case, the performance exhibited by the inductor in fully on-chip integration is not satisfactory due to: 1) On-chip inductive converters require high-Q inductor for good efficiency, necessitating special masks and increasing manufacturing costs [5]. 2) Integrating the inductor will introduce large inductor's parasitic resistance, parasitic capacitance between the inductor and the silicon substrate, and also the skin effect in the windings [6], [7], [2]. 3) Since inductor-based converter requires complex control systems, when supplying low power loads, the load power scaling is challenging, which limits the power efficiency.

### 1.1.3 Switched-capacitor DC-DC converter

Capacitor, as another energy storage element, is introduced to the fully integrated DCDC converter design to overcome the disadvantage of inductor integration. The working principle of the most widely used topology 2:1 Dickson step-down SC converter will be explained briefly here.

Switched-capacitor DC-DC converter usually works in 2 interleaved phases: charging phase $\phi 1$ and discharging $\phi 2$. With the $50 \%$ duty cycle operation shown in Fig.4, during


Figure 4: Dickson 2:1 step-down converter [1].
the charging phase $\phi 1$, the flying capacitor $C_{f l y}$ is connected between the input $V_{i n}$ and the output $V_{\text {out }}\left(V_{C_{f l y}}=V_{\text {in }}-V_{\text {out }}\right)$. The charge drawn from $V_{\text {in }}$ will charge this capacitor up and flow to the output. In the discharging phase $\phi 2, C_{f l y}$ is connected between output $V_{\text {out }}$ and ground $V_{S S}\left(V_{C_{f l y}}+V_{S S}=V_{\text {out }}\right)$, and thus the charge previously stored on the flying capacitor is transferred to the output. The overall output voltage will be $V_{\text {out }}=$ $0.5 V_{i n}$, realizing the $2: 1$ voltage step-down function. (The detailed analysis of the $2: 1 \mathrm{SC}$ converter will be given in the section.3.1.1)

Capacitor-based DC-DC converter has shown better performance (low parasitic factors and easy power scaling) and it has been proved that this kind of DC-DC converters are able to achieve better power conversion efficiencies (almost $100 \%$ ideally) than inductive converters in fully integrated design [8], [9]. Hence, switched-capacitor (SC) power converters have successfully emerged as the best candidate to become the next generation of fully integrated on-chip power converter.

However, traditional SC converter topologies (with fixed voltage conversion ratio) are only efficient at discrete ratios of input to output voltages which will constrict efficient dynamic voltage scaling (DVS) to a small voltage range [10]. For example, in the SoC system shown in Fig.5, many modules require different supply voltages. If only a fixed voltage conversion ratio SC converter (E.g. $\mathrm{VCR}=5 / 2$, the output voltage is 1.32 V ) is used to power all modules, only the MEM-2 module $(1.2 \mathrm{~V})$ has the best conversion efficiency, and the efficiency of MEM-1 and Processor will decrease dramatically. To optimize the overall efficiency of the power management system, several converters with different VCRs need to be used in this situation, resulting in design complexity and control


Figure 5: SoC power management [2].
logic complexity. Also, in a real case, the battery will degrade slowly, with a fixed-VCR converter, the output voltage might not be able to reach the required voltage after a period of time. So designing a circuit that can offer multiple voltage conversion ratios is necessary.

One way to realize that is by combining traditional fixed-VCR topologies into one circuit (E.g. Combining 4:1 topology and 3:1 topology to offer 2 VCRs by sharing flying capacitors and power switches). However, this will result in increased system complexity, power consumption, and extra switching elements [5]. In recent years, some pioneering multi-VCR topologies based on multiple cascaded $2: 1$ converters have been invented. These types of multi-VCR topology have a simple circuit structure and could provide high efficiency over a wide output voltage range, with a very high output voltage resolution. 2 constructive designs will be introduced in the next section "state of the art".

### 1.2 State of the art of Multi-VCR designs

### 1.2.1 Successive approximation SC converter

In 2013, Suyoung Bang in [4] proposed a Successive approximation (SAR) SC DCDC converter that allows for fine output voltage control to enable effective load and line regulation in ultra-low power applications. Fig. 6 explains the conceptual operation of


Figure 6: Successive approximation SC [3].
this converter. The central idea is to cascade multiple $2: 1 \mathrm{SC}$ stages using configuration switches to obtain a fine-grain output voltage $\left(V_{\text {out }}\right)$. Each SC stage takes two inputs $\left(V_{\text {high }}, V_{\text {low }}\right)$ and produces an output $V_{\text {mid }}=\left(V_{\text {high }}+V_{\text {low }}\right) / 2$. The $\left(V_{\text {high }}, V_{\text {low }}\right)$ inputs of a stage are connected through configuration switches to either $\left(V_{\text {high }}, V_{\text {mid }}\right)$ or $\left(V_{\text {mid }}, V_{\text {low }}\right)$ of the previous stage. And the voltage conversion ratio $V_{\text {out }} / V_{\text {in }}$ under no load could be determined as Eq.(3) below:

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{A+1}{2^{N}} \tag{3}
\end{equation*}
$$

Where A is a N -bit binary control signal and $A=\left\{a_{1}, a_{2}, \ldots, a_{N}\right\}$.
In a 3-stage SAR example with $\mathrm{VCR}=5 / 8$, the battery voltage $V_{D D}=2 \mathrm{~V}$ is converted to $V_{\text {out }}=V_{D D}\left(100_{2}+1\right) / 2^{3}=1.25 \mathrm{~V}$ with configuration control $A=\left\{a_{1}, a_{2}, a_{3}\right\}=100_{2}$. $a_{1}=1$ means the mid-voltage of the first $2: 1$ stage $V_{\text {mid, } 1}$ is connected to the low-voltage of the second 2:1 stage $V_{\text {low }, 2}, V_{\text {low }, 2}=V_{\text {mid }, 1}=\left(V_{D D}+V_{S S}\right) / 2=1 \mathrm{~V}$, and the high-voltage of the second stage $V_{h i g h, 2}$ is connected to the battery voltage, $V_{h i g h, 2}=V_{D D}=2 \mathrm{~V}$. So now the mid-voltage of the second 2:1 stage becomes to $V_{\text {mid }, 2}=\left(V_{\text {high }, 2}+V_{\text {low }, 2}\right) / 2=1.5 \mathrm{~V}$. For $a_{2}=0$, the mid-voltage of the second 2:1 stage $V_{\text {mid }, 2}$ is connected to the high-voltage of the third 2:1 stage $V_{h i g h, 3}, V_{h i g h, 3}=V_{\text {mid }, 2}=1.5 \mathrm{~V}$, and the low-voltage of the third stage $V_{l o w, 3}$ is now connected to low-voltage of the second 2:1 stage $V_{l o w, 2}, V_{\text {low }, 3}=V_{\text {low }, 2}=$ $V_{\text {mid }, 1}=1 \mathrm{~V}$. So now the mid-voltage of the third stage is $V_{\text {mid }, 3}=\left(V_{\text {high }, 3}+V_{\text {low }, 3}\right) / 2=$
1.25 V . In this case, the third stage is the last stage, so $a_{3}=a_{N}=0$ means the output node is connected to the mid-voltage of the third stage, then $V_{\text {out }}=V_{\text {mid }, 3}=1.25 \mathrm{~V}$. Similarly, when $\mathrm{VCR}=6 / 8$, the battery voltage $V_{D D}=2 \mathrm{~V}$ can also be converted to $V_{\text {out }}=V_{D D}\left(101_{2}+\right.$ 1) $/ 2^{3}=1.5 \mathrm{~V}$ with configuration control $A=\left\{a_{1}, a_{2}, a_{3}\right\}=101_{2}$, therefore providing a 250 mV output voltage step (no load condition).

Hence, the key benefit of the successive approximation (SAR) SC converter is generating $\left(2^{N}-1\right)$ voltage conversion ratios through one simple circuit structure and having a very fine $V_{\text {out }}$ resolution over a wide output voltage range while maintaining similar efficiency ( $65 \%-70 \%$ ) [3]. The output voltage resolution is $V_{D D} / 2^{N}$. ( $N$ is the cascaded 2:1 stage number). However, the SAR SC converter will suffer from the cascaded losses due to the linear cascading of stages, limiting overall power efficiency.

### 1.2.2 Recursive SC converter



Figure 7: Recursive SC [4]

To improve the cascaded losses, in 2014 Loai G. Salem of [4] introduced a recursive switched capacitor (RSC) DC-DC converter topology that achieves high efficiency across a wide output voltage range by also providing $\left(2^{N}-1\right)$ conversion ratios using $N$ 2:1 SC cells with minimal hardware overhead as shown in Fig.7. In this binary recursive SC converter, each 2:1 SC converter stage receives one input from the previous stage's output, and the other from a power supply rail, either $V_{D D}$ or $V_{S S}$ (The most important difference between this design and the SAR SC converter). Since each 2:1 converter has $1 / 2$ voltage
gain from input to output, changing supply voltage at a stage far away from the output has an exponentially smaller impact than ones near the output, resulting in binary ratio tuning [11]. The VCR can be obtained as Eq.(4).

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{A}{2^{N}} \tag{4}
\end{equation*}
$$

Where A is also a N -bit binary control signal but the order of the bit is now inversed as $A=\left\{a_{N}, \ldots, a_{2}, a_{1}\right\}$ here.

Also taking a 3 -stage $\operatorname{RSC}$ example with $\mathrm{VCR}=5 / 8$, the battery voltage keeps the same as $V_{D D}=2 \mathrm{~V}$. It will be converted to an output voltage $V_{\text {out }}=V_{D D}\left(101_{2}\right) / 2^{3}=1.25 \mathrm{~V}$ with configuration control $A=\left\{a_{3}, a_{2}, a_{1}\right\}=101_{2}$. Compared with the SAR SC converter, the control of this RSC topology is much more simple. When the control signal $a_{1}=1$, the input voltage of the first 2:1 stage $V_{i n, 1}$ will be selected as $V_{D D}$ in the MUX, so the output voltage of the first stage will be $V_{1}=\left(V_{i n, 1}+V_{S S}\right) / 2=1 \mathrm{~V}$. For $a_{2}=0$, the input of the second 2:1 stage $V_{i n, 2}$ will be selected as ground $V_{S S}$, then the output of the second voltage is $V_{2}=\left(V_{i n, 2}+V_{1}\right) / 2=0.5 \mathrm{~V}$. The third 2:1 stage is the last stage, $a_{3}=a_{N}=1$ means the input voltage $V_{\text {in,3 }}$ is $V_{D D}$ now, therefore the output voltage becomes $V_{\text {out }}=$ $V_{3}=\left(V_{\text {in, } 3}+V_{2}\right) / 2=1.25 \mathrm{~V}$, realizing the $5 / 8$ voltage conversion ratio.

When evaluating the efficiency performance of the converter system, the charge flowing through each flying capacitor needs to be known. Here taking a 4 -stage SAR and RSC SC converter with VCR=11/16 as an example to analyze the charge distribution in each 2:1 converter stage.

In Fig.8(a) the SAR SC converter, the last stage converter_4's flying capacitor $C_{f l y, 4}$ loads half of the output charge $q_{\text {out }} / 2$ on the third stage converter_3's output, therefore $C_{f l y, 3}$ will load $q_{o u t} / 4$. Then the charge loaded on the output of the second stage will be the sum of $C_{f l y, 4}$ and $C_{f l y, 3}$, so $C_{f l y, 2}$ will load $3 q_{\text {out }} / 8$. Similarly, the first stage $C_{f l y, 1}$ will load $5 q_{\text {out }} / 16$.

In contrast, the RSC converter employs the configuration shown in Fig.8(b), where the one input voltage of these $42: 1$ converter stages is directly connected to the battery voltage $V_{D D}$ or the ground $V_{S S}$. Therefore, the charge distribution is fixed in this topology, the loaded charge on $C_{f l y, 1}$ to $C_{f l y, 4}$ will be $q_{\text {out }} / 16, q_{\text {out }} / 8, q_{\text {out }} / 4$ and $q_{\text {out }} / 2$, respectively.

(a)

(b)

Figure 8: Charge distribution in 4-stage (a) SAR and (b) RSC SC converter

For the N-stage RSC converter, each flying capacitor $C_{f l y, i}$ in each stage is loaded with a charge $q_{i}$ that is divided by a binary weight of the total output charge, $q_{o u t}$, such that $q_{i}=q_{\text {out }} / 2^{N}$, where $i$ is the stage order in the cascaded system.

The important intrinsic power loss that will significantly affect the power efficiency is due to the charge sharing loss of all flying capacitors, which is proportional to the charge flowing through that capacitor. According to the analysis of charge distribution before, by maximizing the number of connections to the power supply $V_{D D}$ and $V_{S S}$, the RSC topology minimizes the total charge (much smaller than that of SAR SC converter) transferred through the flying capacitors, and thus minimizes the cascaded losses, resulting in an 85\% peak efficiency and greater than $70 \%$ power efficiency over a wide output voltage range.

### 1.3 Research Questions

The aforementioned Multi-VCR topologies can be employed in the modern System-onChips (SoC) and Internet-of-Things (IoT) devices to solve multi-power supply requirements and the battery degradation problem, then extend the battery lifetime. However, these 2 multi-VCR converter topologies based on 2:1 converter all share a common problem: in some specific voltage conversion ratios, the $2: 1$ converter cells in the circuit are not fully utilized. As a result, load-driving ability, power density, and power efficiency are limited. Taking the recursive SC converter topology and the commonly used VCR=1/2 condition as an example, only the N -th converter cell operates whereas the remaining $(N-1)$ converters are not in use. To address this problem, this paper proposes a novel topology to make full use of every on-chip $2: 1$ converter in different VCRs. The connection of all on-chip $2: 1$ converters can be dynamically reconfigured, which means the unused converters in conventional RSC designs can be re-used and no converter cell is wasted. The proposed converter has been designed and fabricated in a $180-\mathrm{nm}$ BCD process. The measurement results show the dramatically increased load-driving capability and improved power conversion efficiency under certain VCRs.

### 1.4 Thesis Outline

This article is organized as follows:
Chapter 2 gives the operation principle of the proposed system, the energy loss mechanism and the power transfer efficiency.

Chapter 3 aims to gradually present the detailed implementation of building blocks and highlights the theoretical analysis results of single 2:1 converter and the total RSC converter system.

Chapter 4 provides the measurement results for the implemented design with emphasis on the energy efficiency and load-driving capacity. Also the performance of this design compared with state of the art multi-VCR SC converters is also presented in this section.

Chapter 5 illustrates the conclusions and gives some valuable ideas of this design to get further improved in the future.

## 2 Proposed Topology

### 2.1 Operation Principle

Table 1: Reconfigurable VCR number of different cascaded stages

| Cascaded | VCR | Reconfigurable |
| :---: | :---: | :---: |
| Number (N) | number | VCR Number |
| 1 | 1 | 0 |
| 2 | 3 | 1 |
| 3 | 7 | 1 |
| 4 | 15 | 3 |
| $\ldots$ | $\ldots$ | $\ldots$ |
| $N$ | $2^{N}-1$ | $2^{\text {int }(N / 2)}-1$ |
|  |  |  |
| * int means round down. |  |  |

This proposed topology aims to reconfigure the cascaded recursive converter topology into a paralleled converter circuit to make full use of every single $2: 1$ converter stage. That means the more cascaded converter stages there are, the more VCR can be dynamically reconfigured. The relationship between the cascaded stage number and the reconfigurable VCR number is presented in Table 1. For $N$ cascaded stages, the reconfigurable VCR number could be generalized as Eq.(5) shown below.

$$
\begin{equation*}
R V N=2^{i n t(N / 2)}-1 \tag{5}
\end{equation*}
$$

Taken a four-stage cascaded recursive SC converter as an example, according to Table 1 , three VCRs can be dynamically reconfigured, which are $\mathrm{VCR}=1 / 2,1 / 4$ and $3 / 4$ respectively. In these 3 specific VCRs in conventional RSC converters, only the last one stage


Figure 9: Reconfigurable VCR numbers
( $\mathrm{VCR}=1 / 2$ ) or the last two stages $(\mathrm{VCR}=1 / 4$ or $3 / 4$ ) will be used, whereas the other converter cells are idle. Fig. 10 shows the reconfiguration process of the proposed system at these three VCRs, with the unused converter cells colored in gray. When VCR=1/2, this proposed converter will reconfigure the 4 -stage-series-connected converter system into a 4-stage-parallel-connected converter system, so that the previously unused converters can be fully used and the load-driving capacity will therefore be enhanced by at least 4 times. Similarly, when VCR=1/4 or $3 / 4$, the topology will also switch the series-connected system into a new parallel-connected system and the load-driving capacity can be increased by at least 2 times. However, the real enhancement factor calculation is much more complicated. Because the unused converters affect the effective output impedance although they are not outputting any power. Theoretically, if the unused converters are connected in parallel for VCR=1/4, $1 / 2$ and $3 / 4$ cases, the load-driving capacity should be enhanced by $2.125 \times, 5.3125 \times$ and $2.125 \times$, respectively. The detailed analysis will be given in section 3.2.

In order to validate the proposed design, a 4-bit $15-\mathrm{VCR}$ converter system consisting


Figure 10: Proposed dynamic reconfiguration scheme for (a) $\mathrm{VCR}=1 / 2$ and (b) $\mathrm{VCR}=$ $1 / 4$ or 3/4.
of four 2:1 converter cells is designed. The top-level system architecture is shown in Fig.11. The proposed system contains five main blocks: a 4-level series $2: 1$ converter system, a converter mode control block (VCR reconfiguration), a circuit reconfiguration control block, an output switch control block and a CLK control block. The voltage conversion ratio of the system is controlled by an external 4-bit binary global input signal $\left\{a_{L 4}, a_{L 3}, a_{L 2}, a_{L 1}\right\}$. In these cases, the circuit reconfiguration control block produces a MUX control signal $\left\{S W_{3}, S W_{2}, S W_{1}\right\}$, to make the unused converter cells forming new sub-modules. Then the converter mode control block generates a new VCR control signal


Figure 11: Proposed system architecture.
$\left\{a_{4}, a_{3}, a_{2}, a_{1}\right\}$ to control the conversion ratio of the new sub-modules. These processes could guarantee all sub-modules to have the same desired VCRs, so that they can be reconfigured in parallel. The outputs of all $2: 1$ converters are connected to the total output $V_{\text {out }}$ through a 3-bit controllable selecting signal $\left\{S W_{\text {out } 3}, S W_{\text {out } 2}, S W_{\text {out } 1}\right\}$, so as to increase the total output current at specific VCRs, thus improving the system's load-driving capacity.

### 2.2 Power Loss

The main components of the SC converter design are capacitors and power switches. Both of them suffer from non-idealities that cause loss of energy during the normal CLK operation. In this design, the total power loss $P_{\text {loss }}$ consists of the switching loss $P_{\text {Switching }}$, the conduction loss $P_{\text {Conduction }}$ and the power consumption of the CLK generation block $P_{C L K}$, respectively.

### 2.2.1 Switching Loss

This section investigates the switching loss $P_{\text {switching }}$, the dominating part of whole
power loss. The main contribution of the switching loss are parasitic capacitor charge sharing loss $P_{b o t-c a p}$ and gate-driving loss $P_{d r i v e r}$.

$$
\begin{equation*}
P_{\text {Switching }}=P_{\text {bott }, \text { cap }}+P_{\text {driver }} \tag{6}
\end{equation*}
$$



Figure 12: Parasitic Capacitance.

In the fully integrated circuit design, the flying capacitors suffer from parasitic capacitors from their terminals to ground. The most widely used capacitor type-MIM (Metal-Insulator-Metal) capacitor creates parasitic capacitors $C_{\text {top-plate }}$ and $C_{\text {bottom-plate }}$ between each metal layer away from the substrate, colored in red and blue respectively in Fig. 12 [12]. During the whole operation, the voltage change of $V_{\text {top-plate }}$ and $V_{\text {bottom-plate }}$ are presented in Fig.12. Power loss happens when charging and discharging these two parasitic capacitors. In the steady-state, the top plate capacitor $C_{\text {top-plate }}$ and the bottom plate capacitor $C_{\text {bottom-plate }}$ will experience approximately equal voltage swings which means $\Delta V=\Delta V_{1}=\Delta V_{2}$. Therefore, it's reasonable to group both losses caused by these
two parasitic capacitors into one parasitic capacitor switching loss $P_{b o t-c a p}$ [1], which is given by:

$$
\begin{equation*}
P_{b o t-c a p}=M_{b o t} f_{s} C_{b o t} \Delta V^{2} \tag{7}
\end{equation*}
$$

Where $M_{b o t}$ is a constant determined by the RSC cascade stage number ( $M_{b o t}=N$ for a N-stage RSC system) and the general capacitance $C_{\text {bot }}=C_{\text {top-plate }}+C_{\text {bottom-plate }}$. Because normally in MIM capacitor, the bottom plate parasitic capacitor $C_{\text {bottom-plate }}$ are much bigger than the top plate parasitic capacitor $C_{\text {top-plate }}$, so this part of switching loss is also called the bottom-plate loss.

Another part of the switching loss comes from the gate driver. Under certain circumstances, the SC converter design might requires large power switches to optimize the characteristic of the output impedance. The CLK generated from the oscillator might not drive the power switches directly. Each power switch needs a tapered buffer to amplify the CLK's driving ability and each tapered buffer consumes huge power. The power loss is also caused by the gate capacitor charging and discharging loss. For a single power switch, the power loss can be determined as Eq.(8):

$$
\begin{equation*}
P_{\text {gate-cap }}=f_{s}\left(C_{S W}+C_{b u f f e r}\right) V_{S W}^{2} \tag{8}
\end{equation*}
$$

Where $C_{b u f f e r}$ is the sum of the gate parasitic capacitance of each buffer stage, and $C_{S W}$ is the gate parasitic capacitance of the power switch. Then $V_{S W}$ is the voltage swing of these gate parasitic capacitance during the CLK operation which is simply equal to the CLK voltage swing $V_{d d}$.

$$
\begin{align*}
P_{\text {driver }} & =M_{\text {driver }} P_{\text {gate-cap }}  \tag{9}\\
& =M_{\text {driver }} f_{s}\left(C_{S W}+C_{b u f f e r}\right) V_{d d}^{2}
\end{align*}
$$

Eq.(9) expresses the total power loss for amplifying the drive ability, which is the sum of each pair of the power switch and its gate driver of the whole converter system. Assuming all 4 power switches inside a $2: 1$ converter are identical, for a N -cascaded-stage converter system in this topology, the $M_{d r i v e r}$ will be a constant $4 N$. And this part of power loss is the most pivotal limitation of the system's power efficiency.

### 2.2.2 Conduction Loss

The conduction loss is also an important part of the total power loss. The total conduction loss $P_{\text {Conduction }}$ contains intrinsic conduction loss $P_{R_{\text {out }}}$ and extrinsic conduction loss $P_{\text {switch }}$.

$$
\begin{gather*}
P_{\text {Conduction }}=P_{R_{\text {out }}}+P_{\text {switch }}  \tag{10}\\
P_{R_{\text {out }}}=I_{\text {out }}^{2} R_{\text {out }}=P_{C_{\text {fly }}}+P_{R_{S W}} \tag{11}
\end{gather*}
$$

$P_{C_{f l y}}$ and $P_{R_{S W}}$ contributes to the intrinsic conduction loss $P_{R_{\text {out }}}$. They are caused by the equivalent series resistance ( $R_{E S R}$ ) of the flying capacitor, and the finite conductance of the power switches respectively of one single $2: 1$ converter stage [1]. These two kinds of loss are both set by the stage output current $I_{\text {out }}$, and can be modeled by the equivalent output resistance $R_{\text {out }}$ in Fig.14. The analysis will be specified in the "output impedance" part in the next section, since this part only focuses on the extrinsic conduction loss $P_{\text {switch }}$ due to the reconfiguration MOSFET switches of the control blocks.

In this design, the reconfiguration function of the system is realized by multiple MOSFET switches operating in the linear region, named the reconfiguration switch here. Since the gate control voltage of these switches do not change during operation, it is not necessary to consider the dynamic power consumption. So the conduction loss of this part is the sum of the static power consumption of each MOSFET switch in Eq.(12).

$$
\begin{equation*}
P_{\text {switch }}=\sum_{i=1}^{M_{\text {switch }}} I_{i}^{2} R_{i}=M_{\text {switch }} I_{O N}^{2} R_{O N} \tag{12}
\end{equation*}
$$

Where $M_{\text {switch }}$ is a constant which is related to the system cascaded stage number N and equal to $(5 N-2)$ in this design. $R_{i}$ is the ON -state resistance of the reconfiguration switch and $I_{i}$ is the current flowing through $R_{i}$. If assuming the reconfiguration switches have the same characteristic, the equation can be further simplified.

$$
\begin{equation*}
R_{O N}=\frac{L_{O N}}{\mu C_{O x} W_{O N}\left(V_{G S}-V_{t h}\right)} \tag{13}
\end{equation*}
$$

The ON-state resistance of the i-th reconfiguration switch working in linear region can be expressed as Eq.(13). In this expression, the gate-oxide capacitance density $C_{o x}$, carrier mobility $\mu$ and the threshold voltage $V_{t h}$ are determined by the process and always keep fixed which means the ON-state resistance is proportional to the length and inversely proportional to the width. Therefore, it is only necessary to ensure that the minimum length $L_{O N}=L_{\text {min }}$ of the process is selected, and then increasing the width $W_{O N}$ as large as possible can minimize the on-resistance. But this is a trade-off with chip area, larger area also introduces more parasitic capacitance and parasitic resistance, which has an impact on system performance.

In order for the converter to achieve the highest overall efficiency at a given power density, we must minimize the total loss, which is set by the combination of the previously discussed loss components:

$$
\begin{align*}
P_{\text {loss }}= & \left(P_{\text {bot-cap }}+P_{\text {driver }}\right)+\left(P_{R_{\text {out }}}+P_{\text {switch }}\right) \\
= & \left(N f_{s} C_{\text {bot }} \Delta V^{2}+4 N f_{s}\left(C_{S W}+C_{\text {buffer }}\right) V_{d d}^{2}\right) \\
& +\left(\sum_{i=1}^{N} \frac{1}{4 f_{s} C_{f l y, i}} I_{\text {out }, i}^{2}+\frac{1}{2} \sum_{i=1}^{N} \sum_{j=1}^{4} I_{\text {out }, i}^{2} R_{S W, i j}\right.  \tag{14}\\
& \left.+(5 N-2) I_{O N}^{2} R_{O N}\right)
\end{align*}
$$

### 2.3 Power Efficiency

With previous analysis, it can be found that the power loss is related to the component property, the parasitic effect and the CLK switching frequency. Once the components, devices and setup are chosen, the total power loss would approximately keep as a constant. The general expression of the power efficiency is shown below as Eq.(15):

$$
\begin{equation*}
\text { eff }=\frac{P_{\text {out }}}{P_{\text {in }}+P_{\text {loss }}} \tag{15}
\end{equation*}
$$

In this topology, the input power $P_{\text {in }}$ is equal to the output power $P_{\text {out }}$ in theory. After reconfiguring the converter system, the input power $P_{\text {in }}$ and the output power $P_{\text {out }}$ would be increased by the same factor, which is dependent on VCR; but the power loss $P_{\text {loss }}$ doesn't change too much as long as $f_{s}$ is not changed. That indicates the power loss would have relatively lower impairment to Eq.(15), which means the power efficiency can be improved through the reconfiguration method in this design.

## 3 Circuit Implementation and Analysis

### 3.1 2:1 SC Converter

### 3.1.1 Concept of the 2:1 SC Converter

In this subsection, the $2: 1$ switched-capacitor power converter unit is depicted in Fig. 13 which consists of a flying capacitor $C_{f l y}$ and four power switches with ON-state resistances $R_{\text {on }}$. The output consists of a decoupling capacitor $C_{l o a d}$ in parallel with the load resistor $R_{\text {load }}$ [13]. Typically, the switched-capacitor dc-dc converter operates in 2 phases with $50 \%$ duty cycle (Could be slightly less than $50 \%$, but the duty cycle of 2 phases should keep the same), and the flying capacitor is switched between the charging phase 1 and the discharging phase 2 [1].


Figure 13: One 2:1 converter cell.

During the charging phase 1 shown as the red line in Fig.13, the flying capacitor is in series between the input $V_{i n 1}$ and the output $V_{\text {out }}$ (switches $S_{1}$ and $S_{4}$ are ON). The charge from the input goes through $C_{f l y}$ to charges this capacitor up to $V_{C}=\left(V_{\text {in }}-V_{\text {out }}\right)$ and flows to the output [13].

$$
\begin{equation*}
V_{\text {in } 1}=V_{C}+V_{\text {out }} \tag{16}
\end{equation*}
$$

During the discharging phase 2 shown as the blue line in Fig.13, the flying capacitor is in series between another input $V_{\text {in2 }}$ the output $V_{\text {out }}$ (switches $S_{2}$ and $S_{3}$ are ON). The charge stored on $C_{f l y}$ in the previous phase is now transferred to the output. The $V_{\text {out }}$ becomes the sum of the input $V_{i n 2}$ and capacitor voltage $V_{C}$.

$$
\begin{equation*}
V_{\text {out }}=V_{C}+V_{\text {in } 2} \tag{17}
\end{equation*}
$$

By combining Eq.(16) and Eq.(17), the output voltage $V_{\text {out }}$ in steady state can be obtained as below:

$$
\begin{equation*}
V_{\text {out }}=\frac{1}{2}\left(V_{\text {in } 1}+V_{\text {in } 2}\right) \tag{18}
\end{equation*}
$$

Since the 2 inputs of converter cell do not maintain the polarity during operations in this topology, transmission gates with NMOS and PMOS switches, as shown in Fig.13, are employed in this design to handle the different voltage polarities across the switches.

### 3.1.2 The Average Model



Figure 14: Average Model

The equivalent circuit of an Switched-capacitor converter can be expressed by a cascade connection of an ideal fixed-conversion-ratio stage with an internal resistance $R_{\text {out }}$ as shown in Fig.14. In Eq.(19), the fixed-conversion-ratio M is determined by the circuit
configuration. It is equal to the input and output voltage ratio $V_{\text {out }} / V_{\text {in }}$ at no load condition. The $R_{\text {out }}$, namely the output impedance, directly reflects the efficiency of the converter, incorporates both the conduction loss and the charge sharing loss, then determines the characteristics of the SC converter [10], [14]. Therefore, it is important to obtain the output impedance $R_{\text {out }}$ analytically.

$$
\begin{equation*}
V_{\text {out }}=M V_{\text {in }}-R_{\text {out }} I_{\text {load }} \tag{19}
\end{equation*}
$$

### 3.1.3 Analysis of Output Impedance

As the switching frequency $f_{s}$ changes, the $2: 1$ converter will work in 2 asymptotic operating regions: the fast switching limit (FSL) and the slow switching limit (SSL) [15], [16]. By evaluating the dissipated power loss of these two operating regions when providing $I_{\text {load }} \neq 0$, the equivalent output impedance $R_{\text {out }}$ can be found. So it's important to analyse the charge distribution during the whole operation firstly.

(a)

(b)

Figure 15: (a) Charge Flow of Phase 1, (b) Charge Flow of Phase 2.

Due to the same phase time, the charge flowing to the output in phase 1 and phase 2 will be the same, which is equal to $0.5 q_{\text {out }}$. The charge flowing through flying capacitor $C_{\text {fly }}$ and the load capacitor $C_{\text {load }}$ is $q_{1}$ and $q_{2}$ respectively. In the charging phase 1 plotted in Fig.15(a), the input $V_{i n 1}$ charges these two capacitors and also contributes some charge
to the output. So the relationship is shown as Eq.(20).

$$
\begin{equation*}
q_{\text {in }}=q_{1}=\frac{1}{2} q_{\text {out }}+q_{2} \tag{20}
\end{equation*}
$$

Note that, in steady state, the charge flowing through each of the capacitors must be of equal magnitude but opposite in both clock phase. That means in discharging phase 2 shown in Fig.15(b), both of these two capacitors in this topology $C_{f l y}$ and $C_{l o a d}$ will contribute charge to the output. The relationship becomes as Eq.(21).

$$
\begin{equation*}
\frac{1}{2} q_{i n}=q_{1}+q_{2} \tag{21}
\end{equation*}
$$

In this way the charge stored and released in the flying capcitor can be easily obtained as Eq.(22).

$$
\begin{equation*}
q_{1}=\frac{1}{2} q_{\text {out }}=q_{\text {in }} \tag{22}
\end{equation*}
$$

Firstly considering the fast switching limit (FSL), which means the system is working in a very high switching frequency $f_{s}$ which will make the phase time much smaller than the time constant $\tau$ of this topology. In this mode, the flying capacitors only have a little time to be charged and discharged which means the capacitors voltage can be modeled as constant, so does the current. The circuit energy loss is related only to the conduction loss when the charge flows through the ON-state resistance of the power switches [15].

$$
\begin{align*}
\phi_{1}=\phi_{2} & =\frac{1}{2} T=\frac{1}{2} \frac{1}{f_{s}} \ll \tau  \tag{23}\\
\tau & =R_{e f f} C_{e f f} \\
& =\left(R_{1}+R_{4}\right) C_{f l y}  \tag{24}\\
\text { or } & =\left(R_{2}+R_{3}\right) C_{f l y}
\end{align*}
$$

The energy consumption of each equivalent resistor can be represented as Eq.(25). In this topology, during two switching phases the charge flows through these 4 ON-resistance of 4 power switches is the same which is equal to $q_{1}=0.5 q_{\text {out }}$, the total energy loss $E_{T, F S L}$
caused by the conduction loss is calculated as the sum of each resistor energy as Eq.( 26).

$$
\begin{align*}
& E_{F S L}=I_{i}^{2} R_{i} T_{i}=R_{i} \frac{q_{i}^{2}}{T_{i}}  \tag{25}\\
& \begin{aligned}
E_{T, F S L} & =\sum_{i=1}^{n} E_{F S L} \\
& =\sum_{i=1}^{4} R_{i} \frac{q_{i}^{2}}{T_{i}} \\
& =\frac{q_{\text {out }}^{2}}{2 T}\left(R_{1}+R_{2}+R_{3}+R_{4}\right) \\
P_{R_{S W}} & =\frac{E_{T, F S L}}{T} \\
& =\frac{q_{\text {out }}^{2}}{2 T^{2}}\left(R_{1}+R_{2}+R_{3}+R_{4}\right) \\
& =\frac{1}{2}\left(R_{1}+R_{2}+R_{3}+R_{4}\right) I_{\text {out }}^{2} \\
& =R_{F S L} I_{\text {out }}^{2}
\end{aligned}
\end{align*}
$$

The time period $T_{i}$ is equal to half cycle and the relationship between charge and current is $q_{i}=I_{i} T_{i}$, then the equivalent output resistance of FSL mode can be obtained. If the ONstate resistance of each power switch is the same which is equal to $R_{o n}$, the expression $R_{F S L}$ can be simplified further more as Eq.(28) and it's obvious that it is independent of switching frequency $f_{s}$ and flying capacitor $C_{f l y}$.

$$
\begin{equation*}
R_{F S L}=1 / 2\left(R_{1}+R_{2}+R_{3}+R_{4}\right)=2 R_{o n} \tag{28}
\end{equation*}
$$

The slow switching limit (SSL) is just the opposite situation with fast switching limit (FSL). In this mode, the phase time is much larger than time constant so that the capacitor could have enough time to be charged and discharged. In steady state, the current flowing through the capacitor will become to zero, the energy loss when charging and discharging a capacitor is not related to ON-state resistance of the power switch $R_{o n}$ any more [15]. Assuming charging a capacitor from a initial voltage $V_{0}$ to $V_{1}$, the voltage expression of the capacitor $V_{C}$ can be defined as Eq.( 29).

$$
\begin{equation*}
V_{C}(t)=V_{0}+\left(V_{1}-V_{0}\right)\left(1-e^{\frac{-t}{R_{E S R} C}}\right) \tag{29}
\end{equation*}
$$

$$
\begin{equation*}
I(t)=C \frac{d V_{C}(t)}{d t}=\left(V_{1}-V_{0}\right) \frac{1}{R_{E S R}} e^{\frac{-t}{R_{E S R} C}} \tag{30}
\end{equation*}
$$



Figure 16: Equivalent series resistance of the capacitor.
Practical capacitor used in electric circuits is not ideal component with only capacitance. However, they can be treated to a very good approximation, as being an ideal capacitor in series with a resistance and this resistance is defined as the equivalent series resistance $R_{E S R}$ [17]. The power loss $P_{\text {cap }}$ during charging and discharging period happens due to the conduction loss of the equivalent series resistance $R_{E S R}$ which can be calculated as Eq.(31) [18], [19].

$$
\begin{gather*}
P_{C a p}=I^{2}(t) R=\left(V_{1}-V_{0}\right)^{2} \frac{1}{R_{E S R}} e^{\frac{-2 t}{R_{E S R} C}}  \tag{31}\\
E_{C a p}=\int_{0}^{\infty} P d t=\frac{1}{2} C\left(V_{1}-V_{0}\right)^{2}=\frac{1}{2} C \Delta V^{2} \tag{32}
\end{gather*}
$$

As we explained before, the charge flowing through the capacitor in two phases will be same magnitude but opposite direction. And the charge flowing through the capacitor $q_{i}$ results in the voltage change of the capacitor $\Delta V$ as $q_{i}=C_{i} \Delta V$. If substituting the relationship equation between $q_{i}$ and $\Delta V$ to the expression of $E_{C_{f l y}}$, the energy loss during a half-cycle $E_{C_{f l y}, \phi}$ can be simplified as Eq.(33).

$$
\begin{equation*}
E_{C a p, \phi}=\frac{q_{i}^{2}}{2 C_{i}} \tag{33}
\end{equation*}
$$

At this time, the energy loss of each capacitor during 2 phases can be expressed as Eq.(34). Because there is only one flying capacitor in this $2: 1$ converter topology, so the total energy loss $E_{T, S S L}$ can be calculated as Eq.(35).

$$
\begin{gather*}
E_{S S L}=E_{C a p, \phi 1}+E_{C a p, \phi 2}=\frac{q_{i}^{2}}{C_{i}}  \tag{34}\\
E_{T, S S L}=\sum_{i=1}^{n} E_{S S L}=\sum_{i=1}^{1} \frac{q_{i}^{2}}{C_{i}}=\frac{q_{o u t}^{2}}{4 C_{f l y}}  \tag{35}\\
P_{C_{f l y}}=\frac{E_{T, S S L}}{T}=\frac{1}{4 f_{s} C_{f l y}} I_{\text {out }}^{2}=R_{S S L} I_{o u t}^{2} \tag{36}
\end{gather*}
$$

By using the same method, the equivalent output impedance of SSL mode can be calculated as $R_{S S L}$ in Eq.(37), which depends on the switching frequency $f_{s}$ and fly capacitance $C_{f l y}$, but is independent of ON-state switch resistance $R_{o n}$.

$$
\begin{equation*}
R_{S S L}=\frac{1}{4 f_{s} C_{f l y}} \tag{37}
\end{equation*}
$$



Figure 17: Output Impedance vs Switching Frequency $f_{s}$.
The equivalent output impedance $R_{\text {out }}$ can be plotted against the switching frequency $f_{s}$ which is shown in Fig.17. By making $R_{S S L}=R_{F S L}$, the corner frequency $f_{c}$ can be found in Eq.(38) which reveals the relationship between the switch frequency $f_{s}$ and output impedance $R_{\text {out }}$. To make the output impedance minimized, the switching frequency in FSL region is always preferred.

$$
\begin{equation*}
f_{c}=\frac{1}{8 C_{f l y} R_{o n}} \tag{38}
\end{equation*}
$$

Because the wire resistance can be minimized through an optimal layout, so the main design parameter in the $2: 1 \mathrm{SC}$ converter is the ON -state resistance $R_{o n}$ of the power switches. The ON -state resistance $R_{o n}$ and the switching frequency $f_{s}$ can be chosen as a trade-off between power density and power transfer efficiency. The ON-state resistance $R_{o n}$ is inversely proportional to transistor area, thereby influencing the power density. And the gate-source and drain-source capacitance $C_{g s}, C_{d s}$ (which are proportional to transistor area) and switching frequency $f_{s}$ are related to switching losses, thereby influencing the power efficiency [13].

### 3.2 Total System Analysis

The original binary recursive SC converter is based on multi-stage $2: 1$ converter cascaded. Each flying capacitor $C_{i}$ in the $2: 1$ converter cell has at least one input node connected to $V_{D D}$ or $V_{S S}$. So each converter will load half of its output charge $q_{C}=0.5 q_{\text {out }}$ on the input from previous converter cell and the power supply $V_{D D}$ or $V_{S S}$. For an N -stage cascaded recursive converter, each converter stage is loaded with a output charge $q_{\text {out }, i}$ that is divided by a binary weight of the total output charge $q_{\text {out }}$ which is $q_{\text {out }, i}=q_{\text {out }} /\left(2^{N-i}\right)$ [4]. By using the same analysis method from previous section, the SSL mode $R_{S S L}$ and the FSL mode $R_{F S L}$ of a N stage RSC system could be summarized as Eq.(39) and Eq.(40), respectively.


Figure 18: Charge distribution of the original recursive SC

$$
\begin{align*}
R_{S S L} & =\sum_{i=1}^{N} \sum_{j=1}^{4}\left(\frac{1}{2^{N-i+1}}\right)^{2} \frac{1}{f_{s} C_{i}}  \tag{39}\\
R_{F S L} & =\sum_{i=1}^{N} \sum_{j=1}^{4} \frac{1}{2}\left(\frac{1}{2^{N-i}}\right)^{2} R_{i, j} \tag{40}
\end{align*}
$$

In the $\mathrm{N}=4$ original RSC system, the $R_{S S L, o r i}$ and $R_{F S L, o r i}$ can be calculated as Eq.(41) and Eq.(42) below:

$$
\begin{gather*}
R_{S S L, o r i}=\frac{1}{4} \frac{1}{f_{s} C_{4}}+\frac{1}{16} \frac{1}{f_{s} C_{3}}+\frac{1}{64} \frac{1}{f_{s} C_{2}}+\frac{1}{256} \frac{1}{f_{s} C_{1}}=\frac{85}{256} \frac{1}{f_{s} C}  \tag{41}\\
R_{F S L, o r i}=\frac{1}{64} 2 R_{1}+\frac{1}{16} 2 R_{2}+\frac{1}{4} 2 R_{3}+\frac{1}{1} 2 R_{4}=2.65625 R_{\text {on }} \tag{42}
\end{gather*}
$$

It is worth noting that for the original binary RSC converter system, as long as the number of recursion depth N is determined, the charge distribution of each stage will be fixed as Fig.18. That means, no matter how the voltage conversion ratio changes, the equivalent output impedance will theoretically keep the same which is presented in Table. 2.


Figure 19: Charge distribution of this reconfigurable recursive SC at $\mathrm{VCR}=1 / 2$

While for the proposed design in this paper, by reconfiguring the circuit structure un-
der some specific VCRs, the originally fixed charge distribution is now changed. Fig. 19 shows the new charge distribution at $\mathrm{VCR}=1 / 2$ when recursion depth $\mathrm{N}=4$. Through the identical equivalent impedance analysis method, the $R_{S S L, 2: 1}$ and $R_{F S L, 2: 1}$ of the reconfigured circuit can be calculated, as Eq.(43) and Eq.(44) shown in Table. 2.

$$
\begin{gather*}
R_{S S L, 2: 1}=\frac{1}{64} \frac{1}{f_{s} C_{4}}+\frac{1}{64} \frac{1}{f_{s} C_{3}}+\frac{1}{64} \frac{1}{f_{s} C_{2}}+\frac{1}{64} \frac{1}{f_{s} C_{1}}=\frac{16}{256} \frac{1}{f_{s} C}  \tag{43}\\
R_{F S L, 2: 1}=\frac{1}{16} 2 R_{1}+\frac{1}{16} 2 R_{2}+\frac{1}{16} 2 R_{3}+\frac{1}{16} 2 R_{4}=0.5 R_{\text {on }} \tag{44}
\end{gather*}
$$



Figure 20: Charge distribution of this reconfigurable recursive SC at $\mathrm{VCR}=1 / 4$ or $3 / 4$

Fig. 20 presents the charge distribution at $\mathrm{VCR}=1 / 4$ or $3 / 4$ when recursion depth $\mathrm{N}=4$. By using the same analysis method, the $R_{S S L, 4: 1 / 3}$ and $R_{F S L, 4: 1 / 3}$ of the reconfigured circuit can be calculated, as Eq.(45) and Eq.(46).

$$
\begin{gather*}
R_{S S L, 4: 1 / 3}=\frac{1}{64} \frac{1}{f_{s} C_{1}}+\frac{1}{16} \frac{1}{f_{s} C_{2}}+\frac{1}{64} \frac{1}{f_{s} C_{3}}+\frac{1}{16} \frac{1}{f_{s} C_{4}}=\frac{40}{256} \frac{1}{f_{s} C}  \tag{45}\\
R_{F S L, 4: 1 / 3}=\frac{1}{16} 2 R_{1}+\frac{1}{4} 2 R_{2}+\frac{1}{16} 2 R_{3}+\frac{1}{4} 2 R_{4}=1.25 R_{\text {on }} \tag{46}
\end{gather*}
$$

Table 2: $R_{\text {out }}$ of total system

|  | $V C R$ | $R_{S S L}$ | $R_{F S L}$ | $M_{\text {Enhance }}$ |
| :--- | :---: | :---: | :---: | :---: |
| Original Recursive | $\frac{1 \sim 15}{16}$ | $\frac{85}{256 f_{s} C}$ | $2.65625 R_{\text {on }}$ | none |
| Proposed Design | $\frac{1}{4}$ or $\frac{3}{4}$ | $\frac{40}{256 f_{s} C}$ | $1.25 R_{\text {on }}$ | 2.125 |
|  | others | $\frac{85}{256 f_{s} C}$ | $2.65625 R_{\text {on }}$ | 1 |

Where $M_{\text {Enhance }}$ is the enhancement factor, which refers to the ratio of the equivalent output resistance between the original RSC system and this reconfigurable one. $M_{\text {Enhance }}$ directly reflects the enhancement of the load drive capacity under these 3 VCRs. Theoretically, for $\mathrm{VCR}=1 / 2$, the load drive capacity is improved to $5.3125 \times$, whereas for $\mathrm{VCR}=1 / 4$ or $3 / 4$, a $2.125 \times$ increment is realized.

### 3.3 Logic Control Blocks



Figure 21: Logic control diagram

The logic control blocks include the Converter Mode Control, the Circuit Reconfiguration Control and the Output Switch Control blocks, as shown in Fig.21. The output control signals of these three blocks are generated from the 4-bit global input signal $\left\{a_{L 4}, a_{L 3}, a_{L 2}, a_{L 1}\right\}$. This 4-bit global input gives the desired VCR for the proposed system. The three logic control blocks translate this 4-bit VCR signal into different configuration signals to determine what the actual VCR should be for each 2:1 converter cell, the parallel-series connections and which converter cells are connected to the global output $V_{\text {out }}$, respectively.

Table 3 shows the signal translation of each logic control block for different voltage conversion ratios. In this 15-VCR 4-stage converter architecture, under 3 specific VCRs (draws in red) this proposed system can be dynamically reconfigured to improve the performance.

Table 3: digital control block logic

| Voltage <br> Conversion <br> Ratio(VCR) | Global <br> Input <br> Signal | Converter <br> Mode <br> Signal | Circuit <br> Reconfiguration <br> Signal | Output <br> Switch <br> Signal |
| :---: | :---: | :---: | :---: | :---: |
| $1 / 16$ | 0001 | 0001 | 111 | 000 |
| $1 / 8$ | 0010 | 0010 | 111 | 000 |
| $3 / 16$ | 0011 | 0011 | 111 | 000 |
| $\mathbf{1 / 4}$ | $\mathbf{0 1 0 0}$ | $\mathbf{0 1 0 1}$ | $\mathbf{1 0 1}$ | $\mathbf{0 1 0}$ |
| $5 / 16$ | 0101 | 0101 | 111 | 000 |
| $3 / 8$ | 0110 | 0110 | 111 | 000 |
| $7 / 16$ | 0111 | 0111 | 111 | 000 |
| $\mathbf{1 / 2}$ | $\mathbf{1 0 0 0}$ | $\mathbf{1 1 1 1}$ | $\mathbf{0 0 0}$ | $\mathbf{1 1 1}$ |
| $9 / 16$ | 1001 | 1111 | 000 | 111 |
| $5 / 8$ | 1010 | 1111 | 000 | 111 |
| $11 / 16$ | 1011 | 1111 | 000 | 111 |
| $\mathbf{3 / 4}$ | $\mathbf{1 1 0 0}$ | $\mathbf{1 1 1 1}$ | $\mathbf{1 0 1}$ | $\mathbf{0 1 0}$ |
| $13 / 16$ | 1101 | 1111 | 000 | 111 |
| $7 / 8$ | 1110 | 1111 | 000 | 111 |
| $15 / 16$ | 1111 | 1111 | 000 | 111 |

The simulated waveform of the global 4-bit input signals, some key control signals and the output voltage are shown in Fig.22. At the first time period, the global input signal is $\left\{a_{L 4}, a_{L 3}, a_{L 2}, a_{L 1}\right\}=4^{\prime} b 1010(\mathrm{VCR}=10 / 16$, Vout $=1.25 \mathrm{~V})$, the output switching signal is $\left\{S W_{\text {out } 3}, S W_{\text {out } 2}, S W_{\text {out } 1}\right\}=3^{\prime} b 000$, meaning only the 4 -th $2: 1$ converter is connected to the global output and all the converter cells are connected in series. Then the global input signal $\left\{a_{L 4}, a_{L 3}, a_{L 2}, a_{L 1}\right\}$ turns to $4^{\prime} b 0100(\mathrm{VCR}=1 / 4$, Vout $=0.5 \mathrm{~V})$, $\left\{S W_{\text {out } 3}, S W_{\text {out } 2}, S W_{\text {out } 1}\right\}$ switches into $3^{\prime} b 010$ indicating that the system is split into two sub-modules (each submodule has a 2-cascaded converter) and the output of the 2-nd and


Figure 22: Output voltage waveform

4-th converter cells $V_{2}$ and $V_{4}$ are connected to the global output. Finally the converter mode control signal $\left\{a_{4}, a_{3}, a_{2}, a_{1}\right\}$ will be equal to $4^{\prime} b 0101$ to make sure the two new submodules could realize $\mathrm{VCR}=1 / 4$. The load-driving capacity will be therefore enhanced by $2.125 \times$ theoretically. The system should now operate as the reconfiguration shown in Fig. 10 (b).

Then, $\left\{a_{L 4}, a_{L 3}, a_{L 2}, a_{L 1}\right\}$ becomes $4^{\prime} b 1000(\mathrm{VCR}=1 / 2$, Vout $=1 \mathrm{~V})$. The converter mode control block will create a new input control signal $\left\{a_{4}, a_{3}, a_{2}, a_{1}\right\}=4^{\prime} b 1111$ so that each individual converter achieves the $\mathrm{VCR}=1 / 2$. And $\left\{S W_{\text {out } 3}, S W_{\text {out } 2}, S W_{\text {out } 1}\right\}$ changes into $3^{\prime} b 111$ which means all reconfiguration switches are used now. As a result, the proposed design makes full use of each $2: 1$ converters to increase the load-driving capacity by $5.3125 \times$. This is the case shown in Fig. 10 (a).

### 3.4 CLK Control Block

Fig. 23 presents the CLK control block which includes a pulse signal generator, CLK selector (MUX) and a non-overlapping CLK generator.


Figure 23: CLK control block.

### 3.4.1 CLK Generator

The pulse signal generator contains a ring oscillator and a D flip-flop. After the ring oscillator generates a sine-wave with a suitable frequency $f_{s}$, the D flip-flop will shape it into a square wave with a duty cycle of $50 \%$. Also, the D flip-flop only consumes very little energy which is good for energy efficiency. In addition to the internal CLK formed by pulse generator, this block also has an external CLK. These two CLKs can be selected by a 1-bit CLK Enable signal at the MUX.

### 3.4.2 Non-overlapping CLK Generation Circuit

In normal switched-capacitor power converter, the system has to work in two $180^{\circ}$ shifted CLK phases. Due to the delay of the device or the parasitic effect, these 2 CLK phases might have a time period overlapped which results in the conduction of all power switches. In this case, a low impedance path from the power supply to the ground will be created and massive energy will be lost.

The non-overlapping clock generation circuit presented in Fig. 23 can handle this problem effectively. In the non-overlapping circuit, the selected CLK will be translated into a pair of interleaved signals $\phi$ and $\phi^{\prime}$ with sufficient dead-time to control the operation of the entire system. This can avoid simultaneous conduction of power transistors during switching transitions, removing the shoot-through current of power transistors and the short circuit power loss in the converter.

### 3.4.3 Gate Driver



Figure 24: Gate Driver

Typically, the control signals generated from non-overlapping CLK generation circuit cannot drive large power switches in an efficient manner. Hence, the gate driver depicted in Fig. 24 are necessary for each power switches in the system. The gate driver consists of several tapered buffers, which are used to exponentially increase the loaddriving capability of the control signal so that it can drive the gates of the large power switches. The tapering factor for each buffering inverter is given by the equation below:

$$
\begin{equation*}
f=\sqrt[n]{\frac{\text { size }_{\text {power }}}{\text { size }_{\text {unit }}}} \tag{47}
\end{equation*}
$$

Where, $n$ is the number of driver stages, size $e_{\text {power }}$ is the size of power device and the size unit is the size of the first stage unit.

## 4 Measurement Results

### 4.1 Environment Setup



Figure 25: Measurement room

All measurements of this chip were carried out in the measurement room LB. 690 in the building of the Faculty of Electrical Engineering, Mathematics and Computer Science at Delft University of Technology. Because this design is a fully on-chip integrated circuit design, there is no need for any external electrical components to participate. All the instruments used in the measurement consist of a pulse signal generator, a DC voltage source, a oscilloscope and a resistor box.

The pulse signal generator could generate a sine wave signal with a frequency of 1 MHz and a duty cycle of $50 \%$, which is used to control the power switches inside the converter cells to perform interleaved-phase operation. The DC voltage source is responsible for generating two supply voltage rails, which are input voltage $V_{i n}=V_{D D}=2 \mathrm{~V}$, and ground voltage $V_{S S}=0 \mathrm{~V}$. An oscilloscope is used to observe the voltage and current of each node. Finally, the resistor box can be assumed to be a load of the circuit, which can achieve a very wide resistance range, from $0.1 \Omega$ to $100 \mathrm{M} \Omega$, with a resolution of $0.1 \Omega$.

### 4.2 Chip package



Figure 26: chip photograph

Fig. 26 shows the entire chip of this tape-out. This chip has been already packaged and cut. The overall area is about $2.56 \mathrm{~cm}^{2}(1.6 \mathrm{~cm} \times 1.6 \mathrm{~cm})$ and the chip contains 210 pins in total. The reason for why there are hundreds of pins is that there are 5 designs integrated on the same chip in this tape out.


Figure 27: Chip layout

Fig. 27 shows the layout of this chip. The entire layout area is around $25 \mathrm{~mm}^{2}(5 \mathrm{~mm} \times$ 5 mm ), and the largest design NO. 5 is this design. This design has 21 pads, including 2 power supply pads, 5 output voltage observation pads, 6 digital control signal input pads and 8 capacitor top and bottom plate voltage signal observation pads. In the chip socket shown in Fig.28, the corresponding pins region is within the red square on the right side of the figure. (More package information will be given in appendix (A.2).)


Figure 28: Chip pins

### 4.3 Chip die graph



Figure 29: Chip Micrograph

The Fig. 29 shows the micrograph of the design circuit. The proposed system has been fabricated in a $180-\mathrm{nm}$ BCD process, occupying $5.7 \mathrm{~mm}^{2}$ active chip area ( $1.9 \mathrm{~mm} \times$ 3 mm ). The proposed system has been made fully on-chip integrated, and On-chip MIM capacitors are used for flying capacitors which are 4 nF in total ( 1 nF in each converter cell). The maximum load-driving current is 0.71 mA and the power density of this converter system under a peak efficiency of $93.1 \%$ is $105.3 \mu \mathrm{~A} / \mathrm{mm}^{2}$.

### 4.4 Efficiency vs output voltage $V_{\text {out }}$

The Fig. 30 illustrates the efficiency versus output voltage. Since the figures for the proposed design and conventional design are the same for the VCRs not needing reconfiguration, this figure only focuses on the reconfigurable VCRs, which are $1 / 4,1 / 2$ and $3 / 4$. In $\mathrm{VCR}=1 / 4$ region, when the output voltage is 0.48 V , the load current of proposed work and the conventional RSC are 0.1 mA and 0.04 mA , respectively. Then, in $\mathrm{VCR}=1 / 2$ region, when the output voltage becomes to 0.97 V , the load current of these two design


Figure 30: Efficiency vs $V_{\text {out }}$
becomes to 0.4 mA and 0.06 mA , respectively. While for $\mathrm{VCR}=3 / 4$, the load current changes into 0.25 mA and 0.12 mA for these two circuit when output voltage turns into 1.44 V . From the curve, it can be easily found that when the output voltage is the same, the load current of the this work is much larger than that of the conventional RSC under these 3 VCRs, because the idle converter cells are fully used through reconfiguration in this work. Besides, for these three VCRs, the power conversion efficiency of the proposed design has been comprehensively improved over the entire output voltage range. This is because the input and output power has been significantly improved while the energy loss of the entire system remains unchanged; as a result, the impact of non-ideal energy loss on efficiency becomes smaller in this case.

### 4.5 Efficiency and $V_{\text {out }}$ vs load current $I_{\text {out }}$

The $E$ fficiency $-I_{\text {out }}$ and $V_{\text {out }}-I_{\text {out }}$ figures under VCR $=1 / 4,1 / 2$ and $3 / 4$ are plotted in the Fig.31, 32 and 33, respectively. Here we define the valid output should be larger than 95\% of desired output voltage. In Fig.31, VCR = 1/4, when the efficiency reaches peak value and output voltage is drawn down to 0.475 V near $95 \%$ of preferred output voltage


Figure 31: Efficiency and $V_{\text {out }}$ vs $I_{\text {out }}$ at $\mathrm{VCR}=1 / 4$
$(0.5 \mathrm{~V})$, the load current of proposed and conventional RSC converters are $123 \mu \mathrm{~A}$ and $55 \mu \mathrm{~A}$, respectively. It can be seen that the load-driving capacity becomes almost $2.236 \times$ larger with the proposed design in this case. Furthermore, the peak efficiency of proposed work is $66 \%$, much higher than $44 \%$ of the conventional RSC.


Figure 32: Efficiency and $V_{\text {out }}$ vs $I_{\text {out }}$ at $\mathrm{VCR}=3 / 4$

The $\mathrm{VCR}=3 / 4$ has the similar condition like previous VCR, which is shown in the Fig.32. When the efficiency reaches peak value and output voltage drops to 1.425 V
near $95 \%$ of preferred output voltage ( 1.5 V ), the maximum load current is $335 \mu \mathrm{~A}$ and $154 \mu \mathrm{~A}$ for this work and the conventional RSC. In this case, the measured load-driving enhancement becomes to $2.175 \times$. The peak power efficiency is also improved a lot, from $86 \%$ of the conventional RSC to current $91.4 \%$.


Figure 33: Efficiency and $V_{\text {out }}$ vs $I_{\text {out }}$ at $\mathrm{VCR}=1 / 2$

The Fig. 33 gives the results when $\mathrm{VCR}=1 / 2$. When the efficiency achieves the peak value, the proposed work can attain $93.1 \%$ peak efficiency under $I_{\text {out }}=600 \mu \mathrm{~A}$ and the original RSC can only have $72.62 \%$ peak efficiency under $I_{\text {out }}=104 \mu \mathrm{~A}$. In addition, when output voltage deteriorates to 950 mV ( $95 \%$ of preferred output voltage, 1V), the load current of the proposed work is $710 \mu \mathrm{~A}$, which is larger than $104 \mu \mathrm{~A}$ when using the original RSC. It can be seen that the load-driving capacity under VCR $=1 / 2$ is improved by around $6.826 \times$ thanks to the 4 converter cells reconfigured to be connected in parallel.

### 4.6 Output impedance

According to the average model Eq.(19), the load-driving capacity can be reflected by the equivalent output impedance $R_{\text {out }}$ of the entire circuit. Based on the measurement results of $V_{\text {out }}$ vs $I_{\text {out }}$ in the previous paragraph, the equivalent output impedance under these 3 VCRs can be calculated and shown in Table 4. For the conventional RSC circuit,

Table 4: Measurement of overall output impedance $R_{\text {out }}$

|  | VCR | Conventional <br> RSC | Proposed <br> RSC | Theoretical <br> Factor | Measured <br> Factor |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $R_{\text {out }}$ | $2: 1$ | $485 \Omega$ | $71.05 \Omega$ | 5.3125 | 6.826 |
|  | $4: 1$ | $451 \Omega$ | $201.7 \Omega$ | 2.125 | 2.236 |
|  | $486 \Omega$ | $223.45 \Omega$ | 2.125 | 2.175 |  |

the output impedance of $\mathrm{VCR}=1 / 2,1 / 4$ and $3 / 4$ is $485 \Omega, 451 \Omega$ and $486 \Omega$, respectively. While in the proposed design, the output impedance becomes much more smaller of these 3 VCRs, Which is $71.05 \Omega, 201.7 \Omega$ and $223.45 \Omega$ now. The factor, referring to the ratio of the equivalent output impedance between conventional and proposed RSC converter, indicates the enhancement of the load-driving capacity. It can be found that for VCR=1/4 and $3 / 4$, the measured factors 2.236 and 2.175 are slightly larger than the theoretical factor 2.125 , but they are still close. While for $\mathrm{VCR}=1 / 2$, the measured factor 6.826 is much larger than 5.3125 . The reasons for these variation are explained as: First, in the total equivalent output impedance analysis, the ON-resistance of all switches used for reconfiguration function must also be taken into account and will dramatically influence the overall impedance. In addition, in the layout design, the wire resistance and the parasitic capacitor introduced between different metal layers will also have a great impact on the final equivalent output impedance.

### 4.7 State of the art comparison

Table 5 gives the comparison of key performance between this work and conventional designs. One improvement of the proposed design is dynamically reconfigurable connection of all $2: 1$ converter cells according to the desired VCR; while the conventional RSC designs were fixed topology using four $2: 1$ converter cells in series, which results in lower load-driving capacity and unused on-chip area.

In addition, in all fully on-chip integrated designs, proposed work realized a peak efficiency of $93.1 \%$, which is among the highest, second only to $95 \%$ of [11]. At the same time, compared with the design [4], which is also based on the recursive SC topology, the peak efficiency gets improved by around $8 \%$. Further more, compared to high efficiency design [11], this work has a larger load-driving capacity of 0.71 mA than 0.49 mA of [11], showing higher power density.

Table 5: State of the art comparison

| Design | This Work | 2019 [20] | 2018 [21] | 2016 [11] | 2015 [22] | 2014 [4] | 2013 [3] |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Technology | 180 nm | 250 nm | 130 nm | 180 nm | 250 nm | 250 nm | 180 nm |
| Topology | Reconfigurable <br> Recursive | Asymmetrical <br> Shunt | Fixed | Rational | Gear Train+ Charge Feedback | Recursive | Successive- <br> approximation |
| Number of Ratios | 15 | 187 | 3 | 79 | 24 | 15 | 117 |
| Circuit Dynamical <br> Configuration | Yes | No | No | No | No | No | No |
| Maximum Converter <br> Reuse Times | 4 | 1 | 1 | 1 | 1 | 1 | 1 |
| Input Voltage | 2 V | 3.3 V | $1.2-2.3 \mathrm{~V}$ | 2 V | 2.5-5 V | 2.5 V | 3.4-4.3V |
| Output Voltage | 0.12-1.8 V | 0.4-2.8V | 0.9 V | 0.13-1.87 V | 0.2-2 V | 0.1-2.18 V | $0.9-1.5 \mathrm{~V}$ |
| Max. Load Current | 0.71 mA | 10 mA | 0.49 mA | N/A | 60 mA | 2 mA | 0.3 mA |
| Capacitor Type | MIM <br> On-Chip | MIM <br> On-Chip | MOS <br> On-Chip | MIM <br> On-Chip | SMD <br> Off-Chip | MIM <br> On-Chip | $\begin{gathered} \text { MIM+MOS } \\ \text { On-Chip } \end{gathered}$ |
| Peak Efficiency $\left(\eta_{\text {peak }}\right)$ | 93.1\% | 87\% | 80.4\% | 95\% | 95.5\% | 85\% | 72\% |
| Power Density @ $\eta_{\text {peak }}$ $\left(\mu A / m^{2}\right)$ | 105.3 | 1120.4 | 3550 | 71.4 | $2881.8$ <br> (Off-chip caps) | 430.6 | 5.9 |
| Chip Area $\left(\mathrm{mm}^{2}\right)$ | 5.7 | 7.14 | 0.138 | 3.36 | 3.47 | 4.645 | 1.69 |

## 5 Conclusion

### 5.1 Summary of Main Contributions

This paper proposes a dynamically reconfigurable recursive switched-capacitor DCDC converter with adaptive load ability enhancement. The presented topology can make full use of each $2: 1$ converter of a multi-VCR system by dynamically reconfiguring the connection of all the $2: 1$ converter cells. The reconfigurable VCR number can be determined as $\left(2^{\operatorname{int}(N / 2)}-1\right)$ for $N$ cascaded recursive converter system. Through this method, the load-driving capacity under specific VCRs can be significantly enhanced; in addition, the power transfer efficiency can also be further improved.

A fully-integrated dynamically reconfigurable 4-stage recursive SC converter was designed and fabricated in a $180-\mathrm{nm}$ BCD process to experimentally validate the enhanced load-driving ability and power efficiency. The measurement results show that the maximum load-driving current is around 0.71 mA and the power density of this converter system under a peak efficiency of $93.1 \%$ is $105.3 \mu \mathrm{~A} / \mathrm{mm}^{2}$. In addition, the proposed circuit has an energy efficiency greater than $80 \%$ over a wide output range. Most importantly, the load-driving capacity under some VCRs is significantly increased by up to $6.826 \times$ compared to the conventional RSC topology.

### 5.2 Future Work

### 5.2.1 Parameter Sizing

In this proposed circuit architecture, 4 converter cells are designed to be the same in order to verify the idea of multiplying the load drive capacity by times. For the specific VCRs that can be dynamically reconfigured, the energy efficiency and the load-driving capacity are good enough. But for other VCRs, from Eq.(41) and Eq.(42), the output impedance is too large and will dramatically limit their peak efficiency and load-driving capacity. To optimize this, each $2: 1$ converter cell needs to be designed individually, optimizing the ratio between the capacitance of all flying capacitors and the ON-resistance (conductance) of all power switches, rather than using the same parameters.

$$
\begin{align*}
R_{S S L}= & \frac{1}{256} \frac{1}{f_{s} C_{1}}+\frac{1}{64} \frac{1}{f_{s} C_{2}}+\frac{1}{16} \frac{1}{f_{s} C_{3}}+\frac{1}{4} \frac{1}{f_{s} C_{4}}  \tag{48}\\
R_{F S L} & =2\left(\frac{1}{64} R_{1}+\frac{1}{16} R_{2}+\frac{1}{4} R_{3}+\frac{1}{1} R_{4}\right) \\
& =2\left(\frac{1}{64} \frac{1}{G_{1}}+\frac{1}{16} \frac{1}{G_{2}}+\frac{1}{4} \frac{1}{G_{3}}+\frac{1}{1} \frac{1}{G_{4}}\right) \tag{49}
\end{align*}
$$

The $R_{S S L}$ and $R_{F S L}$ of the recursive SC converter are Eq.(48) and Eq.(49), respectively. If the total capacitance $C_{\text {tot }}$ and total conductance $G_{\text {tot }}$ are fixed here, by using Lagrange multiplier, the best capacitance solution for the minimal SSL mode impedance $R_{S S L}$ can be obtained as Eq.(50):

$$
\begin{equation*}
C_{i}=\frac{2^{i-1}}{2^{N}-1} C_{t o t} \tag{50}
\end{equation*}
$$

Where $N$ is the cascaded stage number and $i$ is the order of $2: 1$ converter cell.
Then, the best conductance of power switch in each stage for the minimal FSL mode impedance $R_{F S L}$ can also be determined as Eq.(51) shown below. (The detailed calculation is given in (A.1) in appendix.)

$$
\begin{equation*}
G_{i}=\frac{2^{i-1}}{2^{N}-1} G_{t o t} \tag{51}
\end{equation*}
$$

### 5.2.2 Hybrid SC

There are some other methods to further improve the loss mechanism. An inductor can be introduced between the SC stage and the load capacitor. This method uses LC resonance to achieve lossless energy transfer through resonant operation ,thereby reducing the charge sharing loss. In Fig.34, it can be found that in FSL mode, the $R_{\text {out }}$ of hybrid and RSC converter are almost the same, but hybrid SC converter requires much lower switching frequency. This will result in smaller gate-driving loss in the control circuit therefore higher energy efficiency can be realized.

However, the frequency of the LC resonant oscillation cannot be accurately predicted, so an additional current zero-crossing detection circuit will be required. And this approach cannot achieve fully on-chip integration.


Figure 34: hybrid SC

### 5.2.3 Soft Charging Technique

Another strategy to optimize the intrinsic loss is to use multi-phase soft charging technique to reduce the voltage step between flying capacitor and the load capacitor by splitting the entire flying cap into multiple capacitors, thereby reducing charge sharing loss. This method can significantly reduce the loss, but cannot reduce it as well as the previous way. It can be realized fully on-chip but requires additional power switches and flying capacitors, resulting in system complexity and more driving loss. Different techniques can be selected according to specific needs.

## Bibliography

[1] H.-P. Le, S. R. Sanders, and E. Alon, "Design techniques for fully integrated switched-capacitor dc-dc converters," IEEE Journal of Solid-State Circuits, vol. 46, no. 9, pp. 2120-2131, 2011.
[2] T. M. Van Breussegem and M. S. J. Steyaert, "Monolithic capacitive dc-dc converter with single boundary-multiphase control and voltage domain stacking in 90 nm cmos," IEEE Journal of Solid-State Circuits, vol. 46, no. 7, pp. 1715-1727, 2011.
[3] S. Bang, A. Wang, B. Giridhar, D. Blaauw, and D. Sylvester, "A fully integrated successive-approximation switched-capacitor dc-dc converter with 31mv output voltage resolution," in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, 2013, pp. 370-371.
[4] Salem and Mercier, "A recursive switched-capacitor dc-dc converter achieving $2^{N}$ 1 ratios with high efficiency over a wide output voltage range," IEEE Journal of Solid-State Circuits, vol. 49, no. 12, pp. 2773-2787, 2014.
[5] S. Bang, D. Blaauw, and D. Sylvester, "A successive-approximation switchedcapacitor dc-dc converter with resolution of $v_{\text {in }} / 2^{N}$ for a wide range of input and output voltages," IEEE Journal of Solid-State Circuits, vol. 51, no. 2, pp. 543-556, 2016.
[6] J. Wibben and R. Harjani, "A high efficiency dc-dc converter using 2 nh on-chip inductors," in 2007 IEEE Symposium on VLSI Circuits, 2007, pp. 22-23.
[7] M. Wens and M. Steyaert, "A fully-integrated 130 nm cmos dc-dc step-down converter, regulated by a constant on/off-time control system," in ESSCIRC 2008-34th European Solid-State Circuits Conference, 2008, pp. 62-65.
[8] T. V. Breussegem and M. Steyaert, "A $82 \%$ efficiency $0.5 \%$ ripple 16-phase fully integrated capacitive voltage doubler," in 2009 Symposium on VLSI Circuits, 2009, pp. 198-199.
[9] H.-P. Le, M. Seeman, S. R. Sanders, V. Sathe, S. Naffziger, and E. Alon, "A 32 nm fully integrated reconfigurable switched-capacitor dc-dc converter delivering $0.55 \mathrm{w} / \mathrm{mm} 2$ at $81 \%$ efficiency," in 2010 IEEE International Solid-State Circuits Conference - (ISSCC), 2010, pp. 210-211.
[10] Y. Lei and R. C. N. Pilawa-Podgurski, "A general method for analyzing resonant and soft-charging operation of switched-capacitor converters," IEEE Transactions on Power Electronics, vol. 30, no. 10, pp. 5650-5664, 2015.
[11] W. Jung, D. Sylvester, and D. Blaauw, "12.1 a rational-conversion-ratio switchedcapacitor dc-dc converter using negative-output feedback," in 2016 IEEE International Solid-State Circuits Conference (ISSCC), 2016, pp. 218-219.
[12] N. Butzen and M. S. J. Steyaert, "Scalable parasitic charge redistribution: Design of high-efficiency fully integrated switched-capacitor dc-dc converters," IEEE Journal of Solid-State Circuits, vol. 51, no. 12, pp. 2843-2853, 2016.
[13] T. M. Andersen, F. Krismer, J. W. Kolar, T. Toifl, C. Menolfi, L. Kull, T. Morf, M. Kossel, M. Brändli, P. Buchmann, and P. A. Francese, "A $4.6 \mathrm{w} / \mathrm{mm} 2$ power density $86 \%$ efficiency on-chip switched capacitor dc-dc converter in 32 nm soi cmos," in 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), 2013, pp. 692-699.
[14] M. Makowski and D. Maksimovic, "Performance limits of switched-capacitor dc-dc converters," in Proceedings of PESC '95-Power Electronics Specialist Conference, vol. 2, 1995, pp. 1215-1221 vol.2.
[15] M. D. Seeman and S. R. Sanders, "Analysis and optimization of switched-capacitor dc-dc converters," IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 841851, 2008.
[16] S. R. Sanders, E. Alon, H.-P. Le, M. D. Seeman, M. John, and V. W. Ng, "The road to fully integrated dc-dc conversion via the switched-capacitor approach," IEEE Transactions on Power Electronics, vol. 28, no. 9, pp. 4146-4155, 2013.
[17] J. Kimball, P. Krein, and K. Cahill, "Modeling of capacitor impedance in switching converters," IEEE Power Electronics Letters, vol. 3, no. 4, pp. 136-140, 2005.
[18] W.-H. Ki, F. Su, and C.-Y. Tsui, "Charge redistribution loss consideration in optimal charge pump design," in 2005 IEEE International Symposium on Circuits and Systems (ISCAS), 2005, pp. 1895-1898 Vol. 2.
[19] A. M. Mohey, S. A. Ibrahim, I. M. Hafez, and H. Kim, "Design optimization for low-power reconfigurable switched-capacitor dc-dc voltage converter," IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 66, no. 10, pp. 4079-4092, 2019.
[20] Y.-T. Lin, Y.-J. Lai, H.-W. Chen, W.-H. Yang, Y.-S. Ma, K.-H. Chen, Y.-H. Lin, S.-R. Lin, and T.-Y. Tsai, "A fully integrated asymmetrical shunt switched-capacitor dc-dc converter with fast optimum ratio searching scheme for load transient enhancement," IEEE Transactions on Power Electronics, vol. 34, no. 9, pp. 9146-9157, 2019.
[21] R. Madeira, J. P. Oliveira, and N. Paulino, "A 130 nm cmos power management unit with a multi-ratio core sc dc-dc converter for a supercapacitor power supply," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 10, pp. 1445-1449, 2018.
[22] L. G. Salem and P. P. Mercier, "A battery-connected 24-ratio switched capacitor pmic achieving 95.5\%-efficiency," in 2015 Symposium on VLSI Circuits (VLSI Circuits), 2015, pp. C340-C341.

## A Appendix

## A. 1 Parameter Sizing

Using Lagrange multiplier to get minimal value $L_{\text {min }}$ of $L=\frac{1}{256} \frac{1}{C_{1}}+\frac{1}{64} \frac{1}{C_{2}}+\frac{1}{16} \frac{1}{C_{3}}+\frac{1}{4} \frac{1}{C_{4}}$ :

$$
\begin{equation*}
L_{\min }=\frac{1}{256} \frac{1}{C_{1}}+\frac{1}{64} \frac{1}{C_{2}}+\frac{1}{16} \frac{1}{C_{3}}+\frac{1}{4} \frac{1}{C_{4}}+\lambda\left(C_{\text {tot }}-C_{1}-C_{2}-C_{3}-C_{4}\right) \tag{52}
\end{equation*}
$$

$$
\begin{gather*}
\frac{\partial L}{\partial C_{i}}=\left\{\begin{array}{l}
\frac{1}{4} \frac{1}{C_{4}^{2}}=-\lambda \\
\frac{1}{16} \frac{1}{C_{3}^{2}}=-\lambda \\
\frac{1}{64} \frac{1}{C_{2}^{2}}=-\lambda \\
\frac{1}{256} \frac{1}{C_{1}^{2}}=-\lambda
\end{array}\right.  \tag{53}\\
\frac{1}{4} \frac{1}{C_{4}^{2}}=\frac{1}{16} \frac{1}{C_{3}^{2}}=\frac{1}{64} \frac{1}{C_{2}^{2}}=\frac{1}{256} \frac{1}{C_{1}^{2}} \tag{54}
\end{gather*}
$$

$$
\left\{\begin{array}{l}
C_{4}=8 C_{1}  \tag{55}\\
C_{3}=4 C_{1} \\
C_{2}=2 C_{1} \\
C_{1}=C_{1}
\end{array}\right.
$$

$$
\left\{\begin{array}{l}
C_{4}=\frac{8}{15} C_{t o t}  \tag{56}\\
C_{3}=\frac{4}{15} C_{t o t} \\
C_{2}=\frac{2}{15} C_{t o t} \\
C_{1}=\frac{1}{15} C_{t o t}
\end{array}\right.
$$

So the ratio of capacitance can be found as below; the derivation of conductance is the same.

$$
\begin{equation*}
C_{i}=\frac{2^{i-1}}{2^{N}-1} C_{t o t} \tag{57}
\end{equation*}
$$

## A. 2 Chip information

## A.2. 1 Chip front side



Figure 35: Chip front side

## A.2.2 Chip pins table

CONNECTION TABLE

|  |  | PAD |  |  |  |  |  |  |  |  |  | ADD ${ }^{\text {PIN }}$ | PADIPIN |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $P 4$ |  | H4 | 60 |  |  |  |  |  |  |  | 180 T10 | D/AN/C |
| 2 | P3 | 32 | H3 | 61 | A3 | 91 | 312 | 121 | 15 | 151 | 16 | 18159 | S/R N/C |
| 3 | R2 | 33 | , | 62 | 35 | 92 | A14 | 22 | 17 | 152 | 14 | 82 P9 |  |
| $4$ | T1 | 34 | G2 | 63 | 06 | 93 | 12 | 23 | 16 | 153 | 16 | 183 |  |
| $5$ | P2 | 35 | F1 | 64 | C6 | 94 | D2 | 124 | 17 | 154 | 15 | 184 T9 |  |
| 6 | N4 | 36 | 63 | 5 | 44 | 95 | A15 | 125 | 14 | 155 | S16 | 185 |  |
| 7 | N3 | 37 | 64 | 66 | 86 | 96 | 313 | 126 | 115 | 156 | R15 | 186 |  |
| 8 | 51 | 38 | E1 | 67 | A5 | 97 | A16 | 127 | 116 | 157 | P14 | 187 |  |
| $9$ | R1 | 39 | F2 | 68 | 07 | 98 | c13 | 128 | 117 | 158 | 14 | 88 |  |
| 10 | N2 | 40 | D1 | 69 | C7 | 99 | 314 | 29 | ग16 | 159 | S15 | 189 |  |
| 11 | M | 41 | F3 | 70 | A6 | 100 | d13 | 130 | J14 | 160 | T17 | 90 |  |
| 12 | M3 | 42 | F4 | 71 | 87 | 101 | 315 | 131 | J15 | 161 | S14 | 191 |  |
| 13 | 1 |  | F5 | 72 | A7 | 102 | C14 | 132 | J17 | 162 | 13 | 192 |  |
| 14 | M2 | 43 | C1 | 73 | 08 | 103 | 316 | 133 | k17 | 163 | R13 | $193{ }^{\text {P7 }}$ |  |
| 15 | N1 | 44 | E2 | 74 | C8 | 104 | 15 | 134 | K16 | 64 | T16 | 194 T5 |  |
| 16 | 4 | 45 | B1 | 75 | 88 | 105 | D14 | 135 | K14 | 65 | T15 | 195 S6 |  |
| 17 | 13 | 46 | E3 | 76 | A8 | 106 | 115 | 136 | k15 | 166 | 13 | 196. |  |
| 18 | M1 | 47 | D2 | 77 | 39 | 107 | 16 | 137 | 17 | 167 | 12 | 197 |  |
| 19 | -2 | 48 | E4 | 78 | 09 | 108 | A17 | 138 | 16 | 68 | R12 | 198 P6 |  |
| 20 | 1 | 49 | C2 | 79 | c9 | 109 | 016 | 139 | M17 | 69 | T14 | 199 T3 |  |
| 21 | K4 | 50 | D3 | 80 | A9 | 110 | E14 | 40 | 15 | 170 | S12 | 200 |  |
| 22 | k3 | 51 | B2 | 81 | A10 | 11 | -15 | 41 | 14 | 171 | 113 | 01 |  |
| 23 | K2 | 52 | C3 | 82 | 810 | 112 | 317 | 42 |  | 172 | 11 | 202 |  |
| 24 | K1 | 53 | D4 | 83 | 010 | 113 | C17 | 43 | 116 | 173 | R11 | 203 S4 |  |
| 25 | 12 | 54 | C4 | 84 | C10 | 114 | E16 | 44 | 17 | 174 | T12 | 204 P5 |  |
| 26 | J4 | 55 | B3 | 85 | A11 | 115 | F14 | 45 | M15 | 175 | 511 | 205 S3 |  |
| 27 | J3 | 56 | ${ }^{\text {A }}$ | 86 | 811 | 116 | 15 | 46 | M14 | 176 |  | 206 R4 |  |
| 28 | J1 | 57 | B4 | 87 | A12 | 117 | 017 | 147 | 217 | 177 | P10 | 207 S2 |  |
|  | H1 | 58 | D5 | 88 | C11 | 118 | F16 | 48 | N16 | 178 | R10 | 208 R3 |  |
| 30 | H2 | 59 | C5 | 89 | 1011 |  | E17 | 149 | S17 | 179 |  |  |  |

Figure 36: Chip pins table

## A. 3 List of publications

Q Lu, S Li, S Du, "A dynamically reconfigurable recursive switched-capacitor dc-dc converter with adaptive load ability enhancement," IEEE Transactions on Circuits and Systems I: Regular Papers, 2022. (Under review)

