

Document Version

Final published version

Citation (APA)

Zamparetti, R., & Makinwa, K. (2021). A $\pm 2A/15A$ Current Sensor with $1.4 \mu A$ Supply Current and $\pm 0.35\%/0.6\%$ Gain Error From -40 to $85^\circ C$ using an Analog Temperature-Compensation Scheme. In *2021 Symposium on VLSI Circuits* (pp. 1-2). Article 9492361 IEEE. <https://doi.org/10.23919/VLSICircuits52068.2021.9492361>

Important note

To cite this publication, please use the final published version (if applicable).
Please check the document version above.

Copyright

In case the licence states "Dutch Copyright Act (Article 25fa)", this publication was made available Green Open Access via the TU Delft Institutional Repository pursuant to Dutch Copyright Act (Article 25fa, the Taverne amendment). This provision does not affect copyright ownership.
Unless copyright is transferred by contract or statute, it remains with the copyright holder.

Sharing and reuse

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.
We will remove access to the work immediately and investigate your claim.

Green Open Access added to TU Delft Institutional Repository

'You share, we take care!' - Taverne project

<https://www.openaccess.nl/en/you-share-we-take-care>

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

A $\pm 2\text{A}/15\text{A}$ Current Sensor with $1.4\ \mu\text{A}$ Supply Current and $\pm 0.35\%/0.6\%$ Gain Error From -40 to $85\ ^\circ\text{C}$ using an Analog Temperature-Compensation Scheme

Roger Zamparetti¹, Kofi Makinwa¹

¹Delft University of Technology, Delft, The Netherlands

Abstract

This paper presents a $\pm 2\text{A}$ fully-integrated current sensor with a $20\ \text{m}\Omega$ on-chip shunt (resistor). It employs an energy-efficient hybrid sigma-delta ADC with an FIR-DAC and consumes only $1.4\ \mu\text{A}$, a $3\times$ improvement on the state-of-the-art. A tunable analog non-linear temperature-compensation scheme (TCS) allows $\pm 2\text{A}$ currents to be digitized with 0.35% gain error from -40 to $85\ ^\circ\text{C}$. With a $3\ \text{m}\Omega$ PCB shunt, $\pm 15\text{A}$ currents can be digitized with slightly more (0.6%) gain error. In a $0.18\ \mu\text{m}$ CMOS process, the sensor occupies $1.6\ \text{mm}^2$.

Introduction

Coulomb counting demands accurate, low power, and low-cost current sensors [1,2,3]. In [1], both low power ($5\ \mu\text{A}$) and gain error (0.5%) are achieved with a low temperature coefficient (TC) off-chip shunt (resistor). Low-cost alternatives are PCB traces or integrated metal shunts [2,3], but both have high TCs ($\sim 0.3\%/^\circ\text{C}$). In [3], a digital temperature-compensation scheme (TCS) based on an on-chip temperature sensor achieves 0.3% gain error but draws $13\ \mu\text{A}$. In [1], the use of an ADC and a PTAT reference voltage (V_{REF}) draws less current ($11\ \mu\text{A}$), but only partially compensates for the TC of its integrated shunt, resulting in 0.9% gain error and even larger errors (4%) with a PCB shunt [6]. This work proposes using an energy-efficient ADC and a TC-tunable V_{REF} , which can then be flexibly used to obtain low gain error with both PCB traces and integrated shunts.

Current Sensor

The block diagram of the proposed current sensor is shown in Fig. 1a. An ADC uses a temperature-dependent V_{REF} to digitize the voltage V_S across a shunt. $V_{\text{REF}} = V_{\text{PTAT}} + V_{\text{CTAT}}/\lambda$ where λ can be tuned to match the shunt's TC (Fig.1b). Two different shunt types are used in this work: a $20\ \text{m}\Omega$ on-chip shunt based on four metal layers [1,3], and a $3\ \text{m}\Omega$ PCB shunt.

Fig. 2a shows the generation of V_{PTAT} ($\Delta V_{\text{BE}} \sim 65\ \text{mV}$ at 27°C) with a pair of NPNs and V_{CTAT} ($V_{\text{GS}} \sim 50\ \text{mV}$ at 27°C) with a Dynamic Threshold-Voltage MOSFET (DTMOST). Fig. 4 shows the simulated variation of the digital output (D_{OUT}) over temperature; setting $V_{\text{REF}} = V_{\text{PTAT}}$ results in a gain error of 0.8% from -40 to $85\ ^\circ\text{C}$. To correct the systematic non-linearity due to the higher-order TCs of the on-chip shunt [3], a slightly non-linear V_{PTAT} is generated by combining NPNs with different units emitter areas. Adding V_{CTAT}/λ to the non-linear V_{PTAT} reduces the gain error to 0.1% .

Fig. 3 shows a single-ended block diagram of the fully-differential readout circuit. It is based on a 1st order $\Delta\Sigma$ ADC, which has a uniform impulse response and a time-independent response to input pulses. Its summing node consists of a capacitively-coupled instrumentation amplifier (CCIA), which allows the modulator to handle beyond-the-rail CM input voltages. In the $0.18\ \mu\text{m}$ process used, the combination of series-connected ESD diodes and a $3.8\ \text{V}$ I/O pad supply limits

the CM voltage range to $-0.3\ \text{V}$ to $5\ \text{V}$, which covers most of the single-cell battery applications.

An 8-tap FIR-DAC reduces the CCIA's input swing, which can then be based on an energy-efficient current-reuse OTA [4]. The CCIA is followed by a switched-capacitor integrator (Fig. 3). Its kT/C noise is suppressed by the CCIA's gain ($25\times$), allowing the use of small sampling capacitors ($C_A = 100\ \text{fF}$ and $C_B = 800\ \text{fF}$). By exploiting the FIR-DACs NTF notches, the CCIA (A_1 , $400\ \text{nA}$) can be chopped at $f_{\text{CH}} = f_s/8$ without incurring quantization-noise folding. The integrator (A_2 , $200\ \text{nA}$) is also chopped ($f_{\text{CH2}} = f_s/16$) to reduce its input-referred offset and $1/f$ noise. Finally, system-level chopping (SLC) is used ($f_{\text{SLC}} = f_s/256$) to further reduce the residual offset.

Since the scaling factor λ is quite large, it is realized via two feedback paths. One via the CCIA, consists of the V_{PTAT} -referenced FIR-DAC, and a second via the integrator, consists of a V_{CTAT} -referenced 1-bit DAC. λ is then the product of the CCIA's gain ($25\times$) and the C_A/C_B 's capacitor ratio.

Measurement Results

The current sensor was fabricated in a standard $0.18\ \mu\text{m}$ CMOS process (Fig. 5) and draws $1.4\ \mu\text{A}$ from a $1.8\ \text{V}$ supply, of which the on-chip logic draws $600\ \text{nA}$. The decimator was implemented off-chip for flexibility. At a clock frequency of $32\ \text{kHz}$, the current sensor has a resolution of $5.4\ \mu\text{V}_{\text{RMS}}$ in a conversion time of $15.625\ \text{ms}$.

Figs. 7 and 8 show the decimated output D_{OUT} of typical samples with on-chip and PCB shunts, respectively, for three different V_{REF} choices after a 25°C gain trim. Using only V_{PTAT} results in a D_{OUT} variation of $0.8\%/5\%$, using the non-linear V_{PTAT} reduces the systematic non-linearity, and, finally, adding V_{CTAT}/λ results in a D_{OUT} variation of less than $0.2\%/0.5\%$.

After a 25°C gain trim and with a fixed $\lambda = +500$, the measured gain error with the on-chip shunt was less than 0.35% for currents up $\pm 2\text{A}$ from -40 to $85\ ^\circ\text{C}$ (Fig. 9). With the PCB shunt and an adjusted $\lambda = -50$, this increased to 0.6% over a wider ($\pm 15\text{A}$) current range (Fig. 10). As in [3], a D_{OUT}^2 correction factor reduces the effect of PCB shunt self-heating, which is not accurately sensed due to the imperfect thermal coupling between the PCB trace and the chip. The offset with ($< 500\ \text{nV}$) and without SLC ($< 40\ \mu\text{V}$) is shown in Fig. 11 for CM input voltages ranging from -0.3 to $5\ \text{V}$.

Table 1 summarizes the sensor's performance. Compared to the state-of-the-art, it requires $3\times$ less supply current and achieves competitive gain error and offset with both PCB and integrated shunts.

Acknowledgments: Semiconductor Research Corporation (SRC) for funding and Zuyao Chang for technical support.

References

- [1] L. Xu, *et al.*, *ISSCC, 2018*.
- [2] C. Vroonhoven, *ISSCC, 2020*.
- [3] S. Shalmany, *et al.*, *JSSC, 2017*
- [4] R. Theertham, *et al.*, *VLSI, 2019*.
- [5] INA260, <http://www.ti.com/lit/ds/symlink/ina260.pdf>
- [6] L. Xu, *et al.*, *SSCL, 2018*.




Fig. 1a: System block diagram.

Fig. 1b: V_{REF} over temperature.




Fig. 2a: V_{REF} generation.

Fig. 2b: BJT layout options.




Fig. 3: Single-ended block diagram of the current sensor.




Fig. 4: Simulated D_{OUT} variation with different V_{REF} .




Fig. 5a: Chip micrograph.

Fig. 5b: Chip on PCB trace.




Fig. 7: Measured D_{OUT} variation: On-chip shunt.




Fig. 8: Measured D_{OUT} variation: PCB shunt.




Fig. 9: Current sensor's gain error using the on-chip shunt.




Fig. 10: Current sensor's gain error using the PCB trace.




Fig. 11a: Offset w/o SLC.

Fig. 11b: Offset with SLC.

Table 1: Performance summary and comparison.

| | This Work | ISSCC 20 [1] | ISSCC 18 [2] | JSSC 17 [3] | INA 260 [5] |
|--------------|------------------------|----------------|---------------|----------------------------|---------------|
| I_{SUPPLY} | 1.4 μA | < 5 μA | 10.9 μA | 13 μA | 310 μA |
| Gain Error | on-chip $\pm 0.35\%$ | $\pm 0.5\%*$ | $\pm 0.9\%$ | on-chip $\pm 0.3\%§$ | $\pm 0.5\%*$ |
| | PCB trace $\pm 0.6\%$ | | | lead-frame $\pm 0.3\%§$ | |
| IRANGE | on-chip $\pm 2A$ | $\pm 1A$ | $\pm 4A$ | on-chip $\pm 5A$ | $\pm 10A$ |
| | PCB trace $\pm 15A$ | | | lead-frame $\pm 36A$ | |
| Shunt | on-chip 20 m Ω | 50 m $\Omega*$ | 10 m Ω | on-chip 10 m Ω | 2 m $\Omega*$ |
| | PCB trace 3 m Ω | | | lead-frame 260 $\mu\Omega$ | |
| Offset | on-chip 25 μA | < 100 μA | 40 μA | on-chip 4 μA | 5 mA |
| | PCB trace 100 μA | | | lead-frame 400 μA | |
| ICMR | -0.3 to 5 V | 0 to 60 V | 0 to 25 V | 0 to 0.75 V | 0 to 36 V |
| V_{SUPPLY} | 1.8 V | 1.5 to 60 V | 1.5 to 2 V | 1.3 to 1.7 V | 2.7 to 5.5 V |
| TRANGE | -40 to 85°C | -50 to 125°C | -40 to 85°C | -40 to 85°C | -40 to 125°C |
| Tech. | 0.18 | 0.18 BCD | 0.18 BCD | 0.13 | |

* Uses a custom/off-chip low-TCR shunt.

§ Uses an extra ADC for temperature sensing allied with an extensive calibration.