

**Document Version**

Final published version

**Licence**

CC BY

**Citation (APA)**

Crocetto, L., Devi, P., Sivakumar, V., Stallone, F., Aydogmus-Sasse, H., Raveendran, S. K., & Rao, P. R. (2026). Low-temperature aluminum-induced layer exchange of Ge on Si for CMOS-compatible SiGe integration. *Materials Science in Semiconductor Processing*, 210, Article 110645. <https://doi.org/10.1016/j.mssp.2026.110645>

**Important note**

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

**Copyright**

In case the licence states “Dutch Copyright Act (Article 25fa)”, this publication was made available Green Open Access via the TU Delft Institutional Repository pursuant to Dutch Copyright Act (Article 25fa, the Taverne amendment). This provision does not affect copyright ownership.  
Unless copyright is transferred by contract or statute, it remains with the copyright holder.

**Sharing and reuse**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.



Full length article

## Low-temperature aluminum-induced layer exchange of Ge on Si for CMOS-compatible SiGe integration

Lucia Crocetto <sup>a, b, \*</sup>, Poonam Devi <sup>a</sup>, Vidharshana Sivakumar <sup>b</sup>, Francesco Stallone <sup>c</sup>,  
Hande Aydogmus-Sasse <sup>c</sup>, Sandra K. Raveendran <sup>a</sup>, Padmakumar R. Rao <sup>a, d</sup>

<sup>a</sup> Department of Microelectronics, Delft University of Technology, Mekelweg 4, Delft, 2628CJ, The Netherlands

<sup>b</sup> Department of Quantum Nanoscience, Delft University of Technology, Lorentzweg 1, Delft, 2628CD, The Netherlands

<sup>c</sup> Else Kooi Laboratory, Delft University of Technology, Mekelweg 4, Delft, 2628CD, The Netherlands

<sup>d</sup> ASML BV, De Run 6501, Veldhoven, 5504DR, The Netherlands

### ARTICLE INFO

#### Keywords:

Aluminum-induced layer exchange

Silicon–germanium

Low-temperature

CMOS-compatible

Silicon substrate

Sputtering

### ABSTRACT

Low-temperature ( $\leq 350^\circ\text{C}$ ) aluminum-induced layer exchange enables the integration of large-grained polycrystalline silicon–germanium layers into silicon-based optical, electronic, and electromechanical sensors, either in post-processing or at the back-end-of-line of a CMOS flow. We systematically investigate how annealing conditions, metal composition, diffusion control layer, and Al/a-Ge thicknesses influence the crystallization process and the resulting silicon–germanium layer. Our results reveal tunable correlations between process parameters and layer properties, demonstrating that both the crystallinity and the composition of the final layer can be precisely controlled. This work provides practical guidelines for tailoring aluminum-induced layer exchange for silicon–germanium integration across diverse device applications.

### 1. Introduction

The integration of high-quality crystalline  $\text{Si}_x\text{Ge}_{1-x}$  (SiGe) on Si is a key step toward next-generation optical, electronic, and electromechanical devices. SiGe/Si systems serve a wide range of applications, including buffer layers for the epitaxy of Ge films on Si [1,2], absorber layers for broadband optical sensors [3,4], piezoresistive and capacitive layers for electromechanical sensors [5]. Additionally, tuning the composition of the SiGe layer allows precise control over physical properties of the material, such as bandgap and lattice constant [6]. Conventional methods such as molecular beam epitaxy (MBE) [2] or chemical vapor deposition (CVD) [1,3] require high temperatures ( $400^\circ\text{C}$ – $600^\circ\text{C}$ ), high vacuum conditions ( $5 \times 10^{-11}$  mbar– $1.5 \times 10^{-9}$  mbar), and often toxic gases such as silane, germane, and  $\text{H}_2$ . This not only significantly increases fabrication costs but also prevents post-processing or back-end-of-line (BEOL) integration in CMOS flows. Alternatively, aluminum-induced layer exchange (AILE) offers a low-cost, low-temperature ( $\leq 350^\circ\text{C}$ ) process with no toxic precursors, compatible with post-processing and BEOL integration. Although the feasibility of AILE has been widely demonstrated [7], most studies have focused on silicon oxide substrates [8–10]. In contrast, systematic investigations of AILE directly on silicon, as well as a quantitative understanding of how process parameters influence the resulting SiGe crystal quality and composition, are still lacking. To address this gap, we conducted a comprehensive study

on the effects of annealing conditions, metal composition, diffusion control layers, and initial thickness in SiGe layers grown through AILE on silicon. Our results provide new insights into process-structure relationships and offer practical guidelines for low-temperature integration in optical, electronic, and electromechanical sensors.

### 2. Materials and methods

The process flow of the low-temperature integration of SiGe on Si substrate is illustrated in Fig. 1.

4-inch  $1\text{--}5\ \Omega \cdot \text{cm}$  p-type Si(100) wafers were used as substrates in this work. The native oxide of Si was etched by HF (5%). Magnetron sputtering was employed to deposit aluminum and amorphous germanium (a-Ge) layers. We identified an Al/a-Ge thickness ratio of 1:1.2 as an effective compromise between poly-Ge islands and SiGe coverage. In addition to the Al (99.999% purity) target, generally used for AILE, we also used an Al-Si (1 wt% Si) (AlSi) target to evaluate the impact of 1% silicon on the growth process and resulting layers. The Al and AlSi layers were sputtered at room temperature at a  $1.96\ \text{nm s}^{-1}$  and  $6.25\ \text{nm s}^{-1}$ , respectively. Before Ge deposition, some wafers were exposed to air for 30 s to obtain an  $\text{AlO}_x$  diffusion control layer of about 3 nm. Then, amorphous Ge films were sputtered at room temperature using a Ge target (99.999% purity) at a  $3.3\ \text{nm min}^{-1}$  deposition rate. The

\* Corresponding author.


E-mail address: [l.crocetto@tudelft.nl](mailto:l.crocetto@tudelft.nl) (L. Crocetto).

<https://doi.org/10.1016/j.mssp.2026.110645>

Received 18 February 2026; Received in revised form 26 March 2026; Accepted 28 March 2026

Available online 4 April 2026

1369-8001/© 2026 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY license (<http://creativecommons.org/licenses/by/4.0/>).



**Fig. 1.** Process flow of SiGe layer integration. **a** Metal and a-Ge sputtering. **b** Low-temperature annealing. **c** H<sub>2</sub>O<sub>2</sub> (30%) etching. **d** HF (5%) etching.

**Table 1**

Fabricated samples with corresponding thicknesses of metal, AlO<sub>x</sub>, and Ge layers.

Sample	A50	A100	A150	A300	AO50	AO100	AO300
Al <sup>a</sup> (nm)	50	100	150	300	–	–	–
AlO <sub>x</sub> (nm)	–	–	–	–	50	100	300
Ge (nm)	60	120	180	360	60	120	360

<sup>a</sup> Samples with the same thicknesses fabricated using an AlSi target are labeled SX and SOX, where X is the AlSi thickness.


thicknesses of Al and Ge are summarized in Table 1. After deposition, wafers were diced in 2 cm × 2 cm dies. Finally, the samples were annealed at 300 °C, 325 °C and 350 °C for different periods of time in an N<sub>2</sub> environment. The annealing process was divided into annealing cycles to monitor the SiGe growth. Cycles of 5 h were used for the first 25 h of annealing, followed by 25-hour cycles. Each annealing cycle was preceded by a first ramp-up to 200 °C (heating rate of 4 °C min<sup>-1</sup>), followed by a second ramp-up to the final annealing temperature (heating rate of 3.75 °C min<sup>-1</sup>). Lastly, the top layer was removed through a two-step etching process: first, the poly-Ge islands were etched in H<sub>2</sub>O<sub>2</sub> (30%) solution; then, the Al was removed by HF (0.5%) wet etching.

The thicknesses of the as-deposited layers were verified through cross-sectional scanning electron microscopy (SEM). The thickness of the native AlO<sub>x</sub> layer was measured by scanning transmission electron microscopy (STEM). The growth of Al-rich regions on the surface and SiGe crystals underneath was monitored at the end of each annealing cycle by SEM. We used a neural network trained on processed SEM images to identify nucleation sites and track their evolution under different process parameters. Detailed information on neural network training and validation is reported in A. The coverage of the polycrystalline layer was investigated using SEM after a-Ge and Al removal. The composition of the layers before and after annealing was analyzed through secondary-ion mass spectrometry (SIMS). The crystal quality of the SiGe layers was studied through electron backscatter diffraction (EBSD).

SEM images used by the neural network were acquired from five regions on each die, i.e., four corners and the center. Average values for each region were used to obtain standard deviations, shown as error bars in the graphs to represent spatial variability. EBSD mapping was performed on areas of approximately 50 μm × 50 μm. The standard deviation of the grain size within the same area was calculated and plotted as error bar, indicating data dispersion. The standard deviation of the (100)-oriented fraction for different areas is shown as error bar in the graphs, representing spatial variability. SIMS measurements were conducted on two different regions of each die, and the averaged results are reported in the plots.

### 3. Results and discussion

Cross-sectional SEM performed after deposition revealed a negligible error (lower than 5%) in the thicknesses. STEM showed an average



**Fig. 2.** SEM images of the SiGe layer. **a** Cross-section of A150 after 25 h at 350 °C. **b** Image of SO100 after 25 h at 350 °C and 7 min HF etching. **c** Image of SO100 after 25 h at 350 °C, 2 h H<sub>2</sub>O<sub>2</sub> etching and 7 min HF etching.

thickness of 2.6 nm ± 0.7 nm of the native AlO<sub>x</sub> layer. The observed relatively high thickness variation is consistent with the spontaneous, non-uniform growth of native oxide formed under ambient exposure.

All samples underwent a minimum of 25 h annealing. After 25 h, the annealing was continued until (i) the layer exchange was complete, defined as SiGe coverage greater than 95%, or (ii) the SiGe growth saturated, meaning that two subsequent annealing cycles resulted in less than 10% additional coverage. The total annealing time and the corresponding SiGe average coverage reached for each sample are reported in B. Missing data points in the subsequent plots correspond to samples for which the layer exchange was not completed within the applied annealing conditions.

Although the 1:1.2 Al/a-Ge thickness ratio ensures full coverage of the SiGe layer, a thicker a-Ge layer leads to the formation of residual Ge islands at the end of the AILE process [10]. EBSD analysis confirms that these islands, observed in all samples, are polycrystalline, as reported in previous studies [11,12], and have grain sizes of a few hundred nanometers. As shown in the literature [12,13], most islands stick out from the top layer and extend throughout the metal thickness down to the SiGe surface (Fig. 2(a)). This enables selective etching of poly-Ge islands through diluted H<sub>2</sub>O<sub>2</sub> using the metal layer as a perfectly aligned mask [12]. Fig. 2(b-c) show that introducing the H<sub>2</sub>O<sub>2</sub> etching step significantly reduced their number. However, extensive etching to fully remove them also damages the underlying SiGe layer.

To gain a deeper understanding of layer exchange dynamics, we monitored the evolution of both SiGe crystals and Al-rich surface regions during annealing. Since the upward displacement of Al accompanies the lateral growth of the underlying SiGe grains, we investigated whether the morphology of the Al-rich regions correlates with the initial Al/a-Ge properties or with the final SiGe characteristics. The neural network extracted their number, size, spacing, and total surface coverage. No correlation was found between these parameters and the initial Al/a-Ge layer thickness; therefore, these results are not further discussed in this work. However, we demonstrate that both growth rate and density of the Al-rich regions depend on annealing conditions, metal composition, and presence of an interdiffusion layer. These relationships, along with the study of the effects of the varied process parameters on the final crystal quality and composition, are discussed in detail in the following sections.

#### 3.1. Metal composition

The first process parameter under investigation is the composition of the deposited metal layer. We found that using an AlSi target accelerates AILE to the detriment of crystal quality. As shown in Fig. 3(a), the addition of 1% Si increases the SiGe growth rate: samples such as A100, which do not complete AILE within 25 h at 350 °C, achieve full layer exchange in 5 h when Si is introduced. In contrast, the average grain size and (100)-oriented fraction are significantly reduced (Fig.

3(b-c)). This behavior arises from the reduced density and grain size of the AlSi layer [14], which enhance Ge diffusion and increase nucleation site density, i.e., defects or grain boundaries with low surface energy. Additionally, Si grains at the substrate interface formed at the early stage of AILE [15] might act as pre-existing nuclei, further promoting the SiGe growth. Consequently, smaller, randomly oriented crystals are formed.

The Si atoms in the metal target directly affect the final composition of the SiGe layer. SIMS compositional profiles of the AILE-grown layer of samples A50 and S50 after 25 h annealing at 350 °C (Fig. 3(d,e)) reveal a slightly higher Si content (about 2 %) within the final layer and a broader Al peak at the substrate interface for the AlSi target. The Al peak results from the initial diffusion of Al atoms into the Si substrate. These atoms become incorporated into the growing SiGe layer during crystallization. Similar trends are observed for thicker layers (C).

### 3.2. Metal/a-Ge thicknesses

The effects of the metal/a-Ge thickness are shown in Fig. 3(b-c). Thicker metal layers result in smaller grains and a lower (100)-oriented fraction, particularly for the AlSi target. As the metal thickness increases, the nucleation sites shift within the layer [7]. For layers thinner than 100 nm, Ge atoms reach the Si substrate interface and grow epitaxially [7,16]. At higher thicknesses, nucleation also occurs at the Al/a-Ge interface and along metal grain boundaries, where specific orientations are energetically favored [7]. Thick Al layers promote (111) orientation (Fig. 3(c)). In contrast, thick AlSi layers exhibit no preferential orientation (Fig. 3(c)): reduced crystallinity and higher defect density of AlSi promote heterogeneous nucleation, resulting in a randomly oriented SiGe layer.


### 3.3. Diffusion control layer

Both the number and the average size of the Al-rich regions increase progressively during annealing (Fig. 4(a)). In the early stages of the process, the upward displacement of Al is driven by the stress exerted by the growing SiGe crystals, which pushes the metal toward the surface and promotes the Al-rich site formation [17]. As crystallization proceeds, the stress-driven mechanism is paralleled by Al diffusion, which contributes to the lateral growth of these regions by feeding pre-existing sites. Introducing a diffusion barrier such as  $\text{AlO}_x$  hinders vertical transport, allowing Al to emerge only through localized defects or thinner areas in the oxide layer. As a result, fewer sites are formed. However, these expand more rapidly, as the Al diffusion is funneled through a limited number of sites. This explains the slower increase in number and faster lateral growth of Al-rich regions in samples with the  $\text{AlO}_x$  interlayer.

Introducing an  $\text{AlO}_x$  interlayer also affects the crystal quality of the final SiGe layer. This layer not only suppresses Al displacement but also limits Ge diffusion and subsequent nucleation [7]. Consequently, samples with  $\text{AlO}_x$  exhibit larger grains with a preferential (100) orientation; whereas samples without  $\text{AlO}_x$  show smaller and more randomly oriented grains. This effect is particularly evident for the AlSi target (Fig. 4(b-c)), where both diffusion and nucleation are enhanced.

### 3.4. Annealing temperature

Fig. 5 shows how the annealing temperature affects SiGe composition and crystal quality. Sample S150 was selected for the temperature study, as it achieved full coverage after 25 h annealing at all three temperatures. Both the Si content in the final layer and the Al concentration at the SiGe/Si interface increase with temperature (Fig. 5(a,b)). The Si increase arises from two sequential mechanisms: first, the reduction in the critical amorphous layer thickness required for the nucleation, which facilitates Si incorporation into the SiGe layer [18]; second, the enhanced atomic mobility at higher temperatures, which



**Fig. 3.** Effects of metal composition and layer thicknesses. **a** SiGe coverage vs annealing time at 350 °C. **b** Grain size and (100)-oriented fraction of the SiGe layer vs metal thickness for samples without  $\text{AlO}_x$  after 25 h at 350 °C. **c** EBSD (IPF) maps after 25 h at 350 °C. **d** SIMS profile of A50 and S50 after 25 h at 350 °C. **e** SIMS Al concentration in A50 and S50 after 25 h at 350 °C and top Al etching.


promotes Si diffusion from the substrate into the growing layer. The effects of annealing temperature are also visible at the SiGe/Si interface, which becomes less abrupt at lower temperatures due to slower layer exchange and limited atomic mobility. The Al profile follows a similar diffusion-driven behavior: lower temperatures limit Al diffusion in the substrate at the early stage of the AILE and slow its upward displacement during the process, resulting in a lower interfacial peak and a more graded profile.

EBSD analysis shows that the crystal quality of the sample remains unaffected by temperature (Fig. 5(c)).


## 4. Process integration and application perspectives

The systematic investigation presented in this work provides practical guidelines for SiGe integration into silicon-based optical, electronic, and electromechanical devices.

In optical devices, grain size and crystallographic orientation play a critical role in determining optical losses and dark current, as grain boundaries act as scattering and recombination centers [19–21]. The ability to control grain size and orientation for different layer thicknesses through metal composition and interdiffusion layer enables optimization of the SiGe layer for waveguides and photodetectors, where



**Fig. 4.** Effects of AlO<sub>x</sub> layer. **a** Density and size of Al-rich regions vs annealing time for A100 and AO100 at 325 °C. **b** Grain size and (100)-oriented fraction of the SiGe layer vs AlSi thickness after 25 h at 325 °C. **c** EBSD (IPF) maps of S100, SO100, S300, and SO300 after 25 h at 325 °C and top Al etching.



**Fig. 5.** Effects of annealing temperature. **a** SIMS profile of sample S150 after 25 h at 300, 325, and 350 °C. **b** SIMS Al concentration in the SiGe layer of sample S150 after 25 h at 300, 325, and 350 °C and top Al etching. **c** EBSD (IPF) maps of sample S150 after 25 h at 300, 325, and 350 °C and top Al etching.

larger grains and epitaxial layers are desirable [20,22]. The layer composition is also a key parameter for optical integration. The SIMS profiles reveal that the diffusion of both Al and Ge atoms can be modulated, albeit within certain limits. Although high doping levels reduce carrier mobility, degrading optical performance [20], metal doping can be used to create deep-level traps, allowing absorption below the bandgap [23]. Furthermore, lower annealing temperatures limit Al diffusion and create graded Al profiles, which generate enhanced

internal electric fields, reducing surface minority carrier recombination [24]. Similarly, reduced annealing temperatures enable control over Ge diffusion at the SiGe/Si interface and allow for graded SiGe profiles, advantageous when fewer interface defects and high interface absorption are required [25,26].

For electronic applications, the ability to tune both grain size and doping distribution is equally critical. Larger grains reduce carrier scattering at grain boundaries, enhancing mobility [19,21]; whereas a controlled Al profile can be advantageous to improve carrier injection and collection. Indeed, compared to conventionally grown SiGe layers, AILE-grown SiGe inherently contains a high amount of Al. Previous studies on AILE show that about 10% of the Al atoms in the layer are electrically active, resulting in typical p-type carrier concentrations ranging from  $10^{18}$  to  $10^{20}$  cm<sup>-3</sup> [24,27]. Although such high doping levels might limit the use of these layers as channel materials in conventional CMOS transistors, they can be advantageous for other device functionalities. In particular, the Al distribution can be optimized to achieve a graded profile across the layer thickness, effectively reducing the contact barrier and facilitating charge transfer in metal/SiGe contacts [28,29]. Furthermore, AILE-grown SiGe is especially attractive for highly doped active regions, such as source and drain for three-dimensional integrated circuits [30].

In electromechanical applications, controllable grain size and composition are advantageous for both piezoresistive and capacitive sensors. In piezoresistive devices, larger grains and lower doping concentrations increase the gauge factor, resulting in improved strain sensitivity [5,31,32]. Furthermore, the presence of grain boundaries in AILE-grown films further enhances the strain response [33,34]. In capacitive devices, the composition of the SiGe layers and the resulting mechanical properties play a key role in determining sensor sensitivity [5,35].

From a process-integration perspective, the low thermal budget of AILE is fully compatible with BEOL and post-processing constraints, enabling above-IC integration of SiGe layers. Although longer annealing times are often required, the process relies exclusively on scalable, cost-effective steps such as sputtering and furnace annealing. In industrial manufacturing, batch furnace processing enables the simultaneous annealing of multiple wafers, mitigating the impact of long annealing times in high-volume production. This makes AILE attractive for industrial implementation, especially in applications where thermal budget and substrate compatibility are more critical than throughput. In addition, process parameters, such as the use of an AlSi target, can be adjusted to accelerate layer exchange when shorter processing times are required, albeit with reduced crystal quality.

Overall, the correlations established between process parameters and SiGe properties enable rational design of the AILE process, allowing the SiGe layer to be engineered according to specific optical, electronic, and electromechanical requirements.

## 5. Conclusion

This work establishes direct relationships between process parameters and the resulting SiGe properties. The demonstrated control over composition and crystallinity enables the rational design of high-quality SiGe layers suitable for low-temperature integration. These findings provide a versatile framework for optimizing AILE toward next-generation electronic and optical sensors.

### CRediT authorship contribution statement

**Lucia Crocetto:** Writing – review & editing, Writing – original draft, Visualization, Validation, Methodology, Investigation, Formal analysis, Data curation, Conceptualization. **Poonam Devi:** Methodology, Investigation. **Vidharshana Sivakumar:** Formal analysis, Data

curation. **Francesco Stallone:** Resources, Methodology, Conceptualization. **Hande Aydogmus-Sasse:** Resources, Methodology, Conceptualization. **Sandra K. Raveendran:** Supervision, Conceptualization. **Padmakumar R. Rao:** Writing – review & editing, Supervision, Resources, Project administration, Methodology, Funding acquisition, Conceptualization.

### Declaration of competing interest

The authors declare the following financial interests/personal relationships which may be considered as potential competing interests: Lucia Crocetto reports financial support was provided by Top Consortia for Knowledge and Innovation. Lucia Crocetto reports financial support, administrative support, and equipment, drugs, or supplies were provided by ASML Netherlands BV. Lucia Crocetto reports financial support, administrative support, and equipment, drugs, or supplies were provided by Ommatidia LiDAR. Padmakumar Rao reports a relationship with ASML Netherlands BV that includes: employment, equity or stocks, and travel reimbursement. Lucia Crocetto has patent pending to ASML BV and TU Delft. ASML made an internal review through their technical publication board (TPB) for IP screening of this submission. This did not have any effects on the data or the conclusion or of the study itself. If there are other authors, they declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

### Acknowledgments

The authors would like to acknowledge ASML, Netherlands and Ommatidia for supporting this research. This work is conducted as part of a project within the TKI HTSM program, under the TKI agreement between ASML, Ommatidia, and Delft University of Technology, with project number 22.0657.

### Appendix A. Neural network methods

SEM images contain visual information related to nucleation site growth that can be extracted through image segmentation. Initial segmentation was performed using ImageJ; however, the required processing steps varied significantly between visually similar images, motivating the use of a neural network-based approach for consistent segmentation.

Ground-truth labels were generated using ImageJ for each fabrication batch. Each SEM image is a grayscale image of size  $890 \times 1280$  pixels. Scale bars and embedded text were removed by cropping, and images were padded to form square inputs with side lengths divisible by 16. The final dataset consisted of 421 images, split into training, validation, and test sets using a 70–15–15 ratio. Data augmentation was applied during training, including random horizontal and vertical flips, rotations, brightness and contrast adjustments, and Gaussian blurring, with ten augmented variants generated per image. To account for underrepresented batch phenotypes, images from rare and super-rare batches were oversampled by factors of three and six, respectively.

A standard U-Net architecture was employed, consisting of four down-sampling blocks with double convolution and max pooling. A final double convolution was applied at the bottleneck, followed by dropout with probability 0.5 for regularization. The decoder path consisted of transposed convolutions and skip connections, producing a binary segmentation mask at the output.

Model training used a weighted combination of Dice loss and binary cross-entropy loss with weights of 0.35 and 0.65, respectively, chosen empirically. Training was performed for 50 epochs with an initial learning rate of  $1 \times 10^{-5}$ , reduced by a factor of 10 when validation loss plateaued for at least three epochs. Final training and validation losses are reported in 2.

**Table 2**

Performance metrics comparing the two models.

Variable	$model_B$	$model_f$
Final training loss	0.0234	0.036
Validation dice $\pm \sigma$	$0.1509 \pm 0.2753$	$0.1251 \pm 0.1229$
Validation BCE $\pm \sigma$	$0.3267 \pm 0.9634$	$0.0223 \pm 0.0233$
Test dice $\pm \sigma$	$0.2310 \pm 0.3340$	$0.1200 \pm 0.1052$
Test BCE $\pm \sigma$	$0.5273 \pm 1.2182$	$0.0228 \pm 0.0230$
Validation global dice	0.482	0.0361
Test global dice	0.6214	0.0415

**Table 3**

Samples annealed at 300 °C with corresponding total annealing time and final average coverage of the SiGe layer.

Sample	Annealing time (h)	SiGe coverage (%)
A50 <sup>a</sup>	–	–
A100 <sup>a</sup>	–	–
A150	50	$1.27 \pm 0.68$
A300	100	$3.46 \pm 0.42$
AO50	75	$1.89 \pm 0.29$
AO100 <sup>a</sup>	–	–
AO300 <sup>a</sup>	–	–
S50	75	$0.06 \pm 0.09$
S100	100	$97.71 \pm 2.67$
S150	50	$99.05 \pm 0.57$
S300	100	$60.09 \pm 3.11$
SO50 <sup>a</sup>	–	–
SO100	100	$98.14 \pm 0.59$
SO300	100	$99.06 \pm 0.21$

<sup>a</sup> Not annealed at 300 °C; poor coverage already observed at 325 °C.

**Table 4**

Samples annealed at 325 °C with corresponding total annealing time and final average coverage of the SiGe layer.

Sample	Annealing time (h)	SiGe coverage (%)
A50	100	$13.7 \pm 4.8$
A100	25	$1.12 \pm 0.36$
A150	100	$96.5 \pm 2.4$
A300	75	$97.74 \pm 0.10$
AO50	100	$98.1 \pm 1.7$
AO100	25	$0.0 \pm 0.0$
AO300	25	$0.0 \pm 0.0$
S50	100	$84.49 \pm 0.26$
S100	25	$98.68 \pm 0.21$
S150	25	$99.83 \pm 0.04$
S300	50	$100.0 \pm 0.0$
SO50	100	$19.0 \pm 3.1$
SO100	25	$99.64 \pm 0.31$
SO300	25	$99.26 \pm 0.82$

The resulting segmentation masks were used for downstream analysis using the scikit-image library to identify connected regions and extract relevant physical properties. Training data, model code, post-processing scripts as well as an internal report detailing implementation in its entirety are available upon request.

### Appendix B. Annealing time and SiGe coverage


Tables 3, 4, and 5 report the total annealing time and the corresponding SiGe average coverage for each processed sample at annealing temperatures of 300, 325, and 350 °C, respectively.

### Appendix C. SiGe composition of thicker samples

Fig. 6 shows SIMS compositional profiles of samples A150 and S150 after 25 h annealing at 350 °C. As observed for thinner layers, the Si atoms in the metal target slightly increase the Si content in the final SiGe layer.

**Table 5**  
Samples annealed at 350 °C with corresponding total annealing time and final average coverage of the SiGe layer.

Sample	Annealing time (h)	SiGe coverage (%)
A50	25	98.58 ± 0.42
A100	25	6.39 ± 0.88
A150	25	99.76 ± 0.12
A300	25	99.88 ± 0.02
AO50	25	94.6 ± 4.1
AO100	25	8.9 ± 2.9
AO300	25	69.3 ± 3.1
S50	25	96.8 ± 3.3
S100	25	99.76 ± 0.23
S150	25	100.0 ± 0.0
S300	25	99.99 ± 0.01
SO50	25	86.9 ± 6.4
SO100	25	99.97 ± 0.03
SO300	25	100.0 ± 0.0



**Fig. 6. Effects of metal composition.** a SIMS profile of A150 and S150 after 25 h at 350 °C.

## Data availability

Data will be made available on request.

## References

- Massai, B., Hetényi, M., Mergenthaler, F.J., Schupp, L., Sommer, S., Paredes, S.W., Bedell, P., Harvey-Collard, G., Salis, A., Fuhrer, N.W., Hendrickx, Impact of interface traps on charge noise and low-density transport properties in Ge/SiGe heterostructures, *Commun. Mater.* 5 (1) (2024) 151.
- Oshima, Y., Watanabe, M., Yamanaka, H., Kawanami, I., Sakamoto, K., Matsubara, I., Sakata, High-quality SiGe films grown with compositionally graded buffer layers for solar cell applications, *J. Cryst. Growth* 378 (2013) 226–229.
- Y.-T. Cheng, T.-L. Lu, S.-H. Wang, J.-J. Ho, C.-C. Chang, C.-C. Chou, J. Ho, Performance of high efficiency avalanche poly-SiGe devices for photo-sensing applications, *Sensors* 22 (3) (2022) 1243.
- H. Xie, X. Shen, Y. Ge, Z. Xu, Z. Liu, Y. Ma, W. Na, D. Jin, W. Zhang, A SiGe/Si heterojunction phototransistor for high sensitivity light detection, *IEEE Trans. Electron Devices* 71 (11) (2024) 6857–6863.
- P. Gonzalez, B. Guo, M. Rakowski, K. De Meyer, A. Witvrouw, CMOS compatible polycrystalline silicon–germanium based pressure sensors, *Sensors Actuators A: Phys.* 188 (2012) 9–18.
- R. Braunstein, A.R. Moore, F. Herman, Intrinsic optical absorption in germanium-silicon alloys, *Phys. Rev.* 109 (3) (1958) 695–710.
- K. Toko, T. Suemasu, Metal-induced layer exchange of group IV materials, *J. Phys. D: Appl. Phys.* 53 (37) (2020) 373002.
- K. Shervin, K. Kharel, A. Freundlich, Crystalline Ge thin films on glass by Al-induced crystallization, in: 2016 IEEE 43rd Photovoltaic Specialists Conference, PVSC, IEEE, Portland, OR, USA, 2016, pp. 1091–1094.
- K. Shervin, K. Kharel, M. Fitchette, W. Wang, A. Freundlich, Ge thin films on glass by Al-induced crystallization as low-cost substrates for III-V photovoltaics, in: 2018 IEEE 7th World Conference on Photovoltaic Energy Conversion (WCPEC) (A Joint Conference of 45th IEEE PVSC, 28th PVSEC & 34th EU PVSEC), IEEE, Waikoloa Village, HI, 2018, pp. 1849–1851.

- K. Nakazawa, K. Toko, N. Saitoh, N. Yoshizawa, N. Usami, T. Suemasu, Effect of Ge/Al thickness on Al-induced crystallization of amorphous Ge layers on glass substrates, *Phys. Status Solidi C* 10 (12) (2013) 1781–1784.
- K. Toko, K. Nakazawa, N. Saitoh, N. Yoshizawa, N. Usami, T. Suemasu, Double-layered Ge thin films on insulators formed by an Al-induced layer-exchange process, *Cryst. Growth Des.* 13 (9) (2013) 3908–3912.
- K. Toko, K. Nakazawa, N. Saitoh, N. Yoshizawa, T. Suemasu, Improved surface quality of the metal-induced crystallized Ge seed layer and its influence on subsequent epitaxy, *Cryst. Growth Des.* 15 (3) (2015) 1535–1539.
- D. Van Gestel, I. Gordon, A. Verbist, L. Carnel, G. Beaucarne, J. Poortmans, A new way to selectively remove Si islands from polycrystalline silicon seed layers made by aluminum-induced crystallization, *Thin Solid Films* 516 (20) (2008) 6907–6911.
- L. Hartsough, D. Denison, Aluminum and aluminum alloy sputter deposition for vlsi, *Solid State Technol.* 22 (1979) 66–72.
- P.-P. Bauer, L. Klamann, R.a. Swadzba, N. Laska, Effect of Si content on deposition and high-temperature oxidation of Al-Si coatings obtained by magnetron sputtering PVD method, *Coatings* 12 (6) (2022) 859.
- Z. Liu, X. Hao, F. Qi, A. Ho-Baillie, M.A. Green, Epitaxial growth of single-crystalline silicon–germanium on silicon by aluminium-assisted crystallization, *Scr. Mater.* 71 (2014) 25–28.
- Z. Wang, L. Gu, L.P.H. Jeurgens, F. Philipp, E.J. Mittemeijer, Real-time visualization of convective transportation of solid materials at nanoscale, *Nano Lett.* 12 (12) (2012) 6126–6132.
- Z. Liu, X. Hao, A. Ho-Baillie, M.A. Green, In situ X-ray diffraction study on epitaxial growth of SixGe1-x on Si by aluminium-assisted crystallization, *J. Alloys Compd.* 695 (2017) 1672–1676.
- C.H. Seager, Grain boundary recombination: Theory and experiment in silicon, *J. Appl. Phys.* 52 (6) (1981) 3960–3968.
- V. Soriano, L. Colace, N. Armani, F. Rossi, C. Ferrari, L. Lazzarini, G. Assanto, Low-temperature germanium thin films on silicon, *Opt. Mater. Express* 1 (5) (2011) 856.
- M. Mitsui, K. Arimoto, J. Yamanaka, K. Nakagawa, K. Sawano, Y. Shiraki, Influence of Ge atoms on mobility and junction properties of thin-film transistors fabricated on solid-phase crystallized poly-SiGe, *Appl. Phys. Lett.* 89 (19) (2006) 192102.
- H. Zhang, X. Zeng, X. Yu, Y. Lu, Y. Zhao, Polycrystalline germanium photoconductive detector for integrated lithium niobate platform, *IEEE Sensors J.* 25 (21) (2025) 39712–39720.
- X. Yang, Z. Xiong, H. Yu, X. Zhang, J. Gou, G. Zeng, Y. Wei, L. Wei, Z. Wang, L. Guo, J. Yang, Y. Zhang, H. Dou, Y. Wei, Y. Xu, Z. Fu, J. Han, C. Chao, H. Yu, Z. Wu, Y. Jiang, J. Wang, Recent advances in Si-based photodiodes for 1–14 μm infrared detection, *Adv. Funct. Mater.* (2026) e13499.
- T. Sain, C. Kishan Singh, E. Amaladass, S. Ilango, T. Mathews, A. Mani, Electrical transport and optical properties of Al doped polycrystalline SiGe alloy thin film, *Mater. Chem. Phys.* 258 (2021) 123944.
- Y. Miyasaka, T. Hiraki, K. Okazaki, K. Takeda, T. Tsuchizawa, K. Yamada, K. Wada, Y. Ishikawa, Ge/graded-SiGe multiplication layers for low-voltage and low-noise Ge avalanche photodiodes on Si, *Japan. J. Appl. Phys.* 55 (4S) (2016) 04EH10.
- M. Montesinos-Ballester, V. Vakarín, Q. Liu, X. Le Roux, J. Frigerio, A. Ballabio, A. Barzaghi, C. Alonso-Ramos, L. Vivien, G. Isella, D. Marris-Morini, Ge-rich graded SiGe waveguides and interferometers from 5 to 11 μm wavelength range, *Opt. Express* 28 (9) (2020) 12771.
- O. Nast, S. Brehme, S. Pritchard, A.G. Aberle, S.R. Wenham, Aluminium-induced crystallisation of silicon on glass for thin-film solar cells, *Sol. Energy Mater. Sol. Cells* 65 (1–4) (2001) 385–392.
- Q.W. Ren, L.K. Nanver, C.C.G. Visser, J.W. Slotboom, Al/Si contacting of ultra-shallow epitaxially grown Si and SiGe junctions, *J. Mater. Sci., Mater. Electron.* 12 (4–6) (2001) 313–316.
- M. Sinha, R.T.P. Lee, E.F. Chor, Y.-C. Yeo, Contact resistance reduction technology using aluminum implant and segregation for strained p-FinFETs with silicon–germanium source/drain, *IEEE Trans. Electron Devices* 57 (6) (2010) 1279–1286.
- T. Suzuki, B.M. Joseph, M. Fukai, M. Kamiko, K. Kyuno, Low-temperature (330 °C) crystallization and dopant activation of Ge thin films via AgSb-induced layer exchange: Operation of an n-channel polycrystalline Ge thin-film transistor, *Appl. Phys. Express* 10 (9) (2017) 095502.
- P. Gonzalez, L. Haspeslagh, K. De Meyer, A. Witvrouw, Evaluation of the piezoresistive and electrical properties of polycrystalline silicon–germanium for MEMS sensor applications, in: 2010 IEEE 23rd International Conference on Micro Electro Mechanical Systems, MEMS, IEEE, Wanchai, Hong Kong, China, 2010, pp. 580–583.

- [32] S. Spoutai, Practical model for electrical properties of highly doped p-type polysilicon, in: 1998 4th International Conference on Actual Problems of Electronic Instrument Engineering Proceedings. APEIE-98 (Cat. No.98EX179), IEEE, Novosibirsk, Russia, 1998, pp. 27–29.
- [33] V. Pandey, A. Mandal, S. Sisle, M. Gururajan, R. Dusane, Piezoresistive pressure sensor using nanocrystalline silicon thin film on flexible substrate, *Sensors Actuators A: Phys.* 316 (2020) 112372.
- [34] A.R. Arun, G. Kumar, R.O. Dusane, Micro-patterning of aluminium-induced crystalline-silicon through reactive ion etching to fabricate pressure-sensing devices, in: 2023 IEEE 3rd International Conference on Technology, Engineering, Management for Societal Impact using Marketing, Entrepreneurship and Talent, TEMSMET, IEEE, Mysuru, India, 2023, pp. 1–5.
- [35] Y. Kurui, H. Tomizawa, A. Fujimoto, T. Saito, A. Kojima, T. Ikehashi, Y. Sugizaki, H. Shibata, The effects of poly-SiGe on sensing properties for ultra-low-power CMOS-embedded MEMS sensors, in: 2017 IEEE Sensors, IEEE, Glasgow, 2017, pp. 1–3.