

## A Reconfigurable Architecture of a Scalable, Ultrafast, Ultrasound, Delay-and-Sum Beamformer

Kypriotis, V.; Smaragdos, G.; Kruizinga, P.; Soudris, D.; Strydis, C.

### DOI

[10.1109/IPDPSW63119.2024.00050](https://doi.org/10.1109/IPDPSW63119.2024.00050)

### Publication date

2024

### Document Version

Final published version

### Published in

Proceedings of the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW 2024)

### Citation (APA)

Kypriotis, V., Smaragdos, G., Kruizinga, P., Soudris, D., & Strydis, C. (2024). A Reconfigurable Architecture of a Scalable, Ultrafast, Ultrasound, Delay-and-Sum Beamformer. In *Proceedings of the 2024 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW 2024)* (pp. 190-190). IEEE. <https://doi.org/10.1109/IPDPSW63119.2024.00050>

### Important note

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

### Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

### Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.

***Green Open Access added to TU Delft Institutional Repository***

***'You share, we take care!' - Taverne project***

**<https://www.openaccess.nl/en/you-share-we-take-care>**

Otherwise as indicated in the copyright section: the publisher is the copyright holder of this work and the author uses the Dutch legislation to make this work public.

# A Reconfigurable Architecture of a Scalable, Ultrafast, Ultrasound, Delay-and-Sum Beamformer

V. Kypriotis\*, G. Smaragdos†, P. Kruizinga†, D. Soudris\* and C. Strydis†‡

\*Microprocessors and digital systems Laboratory, NTUA, Greece

†Department of Neuroscience, Erasmus Medical Center, Rotterdam, The Netherlands

‡Quantum and Computer Engineering Department, Delft University of Technology, Delft, The Netherlands

## I. INTRODUCTION

In recent decades, increasing ultrasound frame rates has been the main motivation behind many novel ultrasound imaging applications [1–3]. With this work, we propose an efficient ultrafast FPGA beamformer that applies coherent compounding, through a delay-reuse optimization.

## II. ARCHITECTURE DESIGN & IMPLEMENTATION

An abstract view of the DAS equation is the following:

$$s_{bf}(X_s) = \sum_{\theta \in \text{angle\_set}} \sum_{i \in \text{element\_set}} s_i(\tau(X_s, X_i, \theta)) \quad (1)$$

where  $X_s$  is a pixel,  $X_i$  is a channel. By replacing the variable  $\Delta x_{i,s} = x_i - x_s$  in equation (1), a delay-value reuse algorithmic transformation is enabled [4], reducing the memory complexity from  $O(N^3)$  to  $O(N^2)$ . To beamform each image row, the ultrasound values are summed diagonally; see Figure 1. The illustrated array is divided into segments, that are processed in a **pipeline**. We applied two interpolation methods, a mean interpolation and the standard linear interpolation.




Fig. 1: Sample-summing process of the DAS algorithm.

## III. EVALUATION

We implemented two beamforming kernels (mean / linear interpolation) on an Alveo U200 Data-Center Accelerator Card. As input for our kernels, a dataset from the IEEE Imaging Challenge (PICMUS) was utilized [5]. Figure 2 illustrates the beamformed images, while Figure 3 describes the scalability of our design.

## IV. CONCLUSION

The contribution of our ultrafast FPGA beamformer is the preservation of high frame rates, the high aperture size, and the design's scalability. Specifically, the two versions of the proposed architecture achieved a  $PRF_{max}$  of more than 11 KHz and 10 KHz, respectively, and a beamforming rate of around 2 GSamples/sec.




Fig. 2: Reconstructed image. mean interp (L), linear interp (R)




Fig. 3: Scalability graphs, while tuning the channel amount.

## REFERENCES

- Hager, P. A., Speicher, D., Degel, C. & Benini, L. *Ultra-Light: An ultrafast imaging platform based on a digital 64-channel ultrasound probe in 2017 IEEE International Ultrasonics Symposium (IUS)* (2017), 1–5.
- Zhang, C. *et al.* The Ultrasound Signal Processing Based on High-Performance CORDIC Algorithm and Radial Artery Imaging Implementation. *Applied Sciences* **13**, ISSN: 2076-3417. <https://www.mdpi.com/2076-3417/13/9/5664> (2023).
- Kidav, J. U. & G, S. S. An FPGA-Accelerated Parallel Digital Beamforming Core for Medical Ultrasound Sector Imaging. *IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control* **69**, 553–564 (2022).
- West, B. L., Zhou, J., Chakrabarti, C. & Wenisch, T. F. *Delay Compression: Reducing Delay Calculation Requirements for 3D Plane-Wave Ultrasound in 2019 IEEE International Ultrasonics Symposium (IUS)* (2019).
- Liebgoett, H., Rodríguez-Molares, A., Cervenansky, F., Jensen, J. & Bernard, O. *Plane-Wave Imaging Challenge in Medical Ultrasound* in (Sept. 2016), 1–4.