

Converter Design for High Temperature Superconductive Degaussing Coils

Wikkerink, Djurre; Mor, Armando Rodrigo; Polinder, Henk; Ross, Robert

10.1109/ACCESS.2022.3227508

Publication date

Document Version Final published version

Published in **IEEE Access**

Citation (APA)Wikkerink, D., Mor, A. R., Polinder, H., & Ross, R. (2022). Converter Design for High Temperature Superconductive Degaussing Coils. *IEEE Access*, *10*, 128656-128663. https://doi.org/10.1109/ACCESS.2022.3227508

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.



Received 14 October 2022, accepted 30 November 2022, date of publication 7 December 2022, date of current version 14 December 2022.

Digital Object Identifier 10.1109/ACCESS.2022.3227508



Converter Design for High Temperature Superconductive Degaussing Coils

DJURRE WIKKERINK¹⁰1, ARMANDO RODRIGO MOR¹⁰2, HENK POLINDER¹, (Senior Member, IEEE), AND ROBERT ROSS¹, (Member, IEEE)
High Voltage Technology Group, Delft University of Technology, 2628 CD Delft, The Netherlands

Corresponding author: Djurre Wikkerink (d.p.wikkerink@tudelft.nl)

This work was supported by the Defence Material Organization (DMO), The Netherlands.

ABSTRACT Detection of the magnetic signature of ships can be avoided by using a degaussing system; a set of on-board copper coils that compensates for the magnetic signature. High temperature superconductors (HTS) are currently investigated as a replacement for copper degaussing coils. By using HTS, we have to deal with higher currents and therefore with higher power supply losses. Also, large current leads are needed which introduces extra losses. This paper investigates different possible solutions to minimize these losses. Four H-bridge-based MOSFET topologies are presented that were designed to reduce the power supply and current lead losses. The first topology uses an H-bridge configuration so that the degaussing current can freewheel through the low-resistance MOSFETs. The second topology places the H-bridge inside the cryostat so that the current leads can be made smaller. The third topology includes a smoothing capacitor in the cryostat so that the current leads and input current are even smaller. The fourth topology uses a transformer so that the current leads can be eliminated. Measurements were done to determine the MOSFETs and capacitor performance in liquid nitrogen. The simulated losses of the four topologies are compared to determine the most energy-efficient option for supplying current to the HTS coils. It was found that by submerging multiple parallel MOSFETs in liquid nitrogen, the on-state resistance is decreased and the current supply can be made more efficient. Also, by placing a smoothing capacitor inside the cryostat, the current lead losses can be minimized significantly. The benefits of using a transformer do not outweigh the transformer losses.

INDEX TERMS Converter, cryocooled electronics, cryostat, degaussing, high temperature superconductors, magnetic signature, parallel MOSFETs.

I. INTRODUCTION

Ships distort Earth's magnetic field due to their permeability [1]. The distortion can be detected by sea mines or sensors. In order to avoid detection, ships can reduce their magnetic signature by degaussing [2]. A degaussing system consists of a set of on-board copper coils which create an opposing magnetic field to that of the magnetic signature [3].

To create the degaussing field, a high magnetomotive force is needed. As a result, a significant amount of heat is dissipated in the copper degaussing coils because of the Ohmic

The associate editor coordinating the review of this manuscript and approving it for publication was Yanli Xu.

losses. To eliminate these losses, the possibility of using high temperature superconductors (HTS) instead of copper degaussing coils is currently under investigation [4], [5], [6].

A feature of HTS is that it can facilitate a much higher current density than copper. When a higher current is used, the number of turns can be reduced while still maintaining the needed magnetomotive force. This is useful because HTS tape is expensive and the large degaussing coils on a ship demand long lengths of wire. If the current exceeds the critical current of the tape, the superconductor goes out of its superconductive state. This should be avoided. Two problems arise when utilizing fewer turns with a higher current.

²Instituto de Tecnología Eléctrica, Universitat Politècnica de València, 46022 Valencia, Spain

³Institute for Science & Development (IWO), 6711 GG Ede, The Netherlands



Firstly, the power supply for the HTS coils needs to deliver more current than for the copper coils. Current supplies typically dissipate more energy at higher current levels. This would make the HTS system less efficient than the copper system for the same magnetomotive force rating [7].

Secondly, current leads are needed to connect the source at room temperature to the HTS at cryogenic temperature. Through the current leads, heat leaks into the cryostat. The losses are expected to be significant [8]. The current leads need to be able to handle the large current as well. In order to minimize Ohmic losses, they have to be designed with a sufficient cross-section. This causes more heat to leak into the cryostat which needs to be cooled away.

A solution to reduce the energy dissipation in the current source is to connect the HTS coil through an H-bridge topology. The idea is to avoid a forward voltage drop in series with the current path. By using MOSFETs with a low on-state resistance, the degaussing current will decay slowly during the discharge state because of the low resistance in the current path and the large inductance of the HTS degaussing coil [9]. Because of the low resistance, we can use a small duty cycle. During the short charging state of the coil, there will be high energy dissipation in the source. However, during the long discharge state, almost no energy is dissipated.

A way to reduce the size of the current leads is to move part of the electronics inside the cryostat. This will reduce the rated current of the current leads, but it will introduce extra losses inside the cryostat. Also, a rectifier can be added in the cryostat so that the energy to the degaussing coils can be transferred by induction using a transformer. This would eliminate the need of current leads at all, but introduce even more losses in the cryostat because of the forward voltage of the rectifier. As a side effect, the MOSFET losses are decreased when they are placed inside the cryostat, because the on-state resistance can be lower at cryogenic temperatures [10]. The extra heat that is introduced inside the cryostat needs to be lifted by the cooler. This is known to be very inefficient [11].

The objective of this paper is to investigate different possible current supply designs for a HTS degaussing coil. We will test the previously presented ideas to answer the following research questions:

- Is it more energy efficient to move part of the electronics into the cryostat?
- Is it more energy efficient to use a transformer in order to eliminate current leads?

To answer these questions, we estimate and compare the efficiency of several converter topologies. This is done by identifying and quantifying the sources of loss in the power supply topologies. In addition to the the electrical losses, also the cryostat losses are taken into account. Only the loss sources which differ from topology to topology are taken into consideration. Measurements are conducted to find the performance of the MOSFETs and capacitors in liquid nitrogen.

Section II defines the requirements for the power supply and presents the different converter topologies. In section III,




FIGURE 1. Topology 0: the power source directly connected to a HTS degaussing coil.

TABLE 1. Requirements of the load.

Symbol	Quantity	Value	Unit
I_r	Rated current	100	A
ΔI_r	Current ripple	0.5	%
L	Inductance	15	mH

all the sources of loss of the topologies are identified and modelled. Section IV presents and discusses the results. Finally, section V draws a conclusion.

II. CONVERTER DESIGN

The most obvious configuration to power a HTS degaussing coil is to directly connect the degaussing coil to a current source as shown in figure 1. In this case, the HTS degaussing coil is placed inside a cryostat in order to ensure that the HTS material is in superconductive state. Two current leads are needed which connect the HTS coil at cryogenic temperature to the current source at room temperature. The current leads cause heat to enter the cryostat which needs to be cooled away. The current source constantly needs to deliver the required current which causes losses represented by R_s . As a reference, this configuration is considered as topology 0.

In section II-A, the requirements and assumptions of the system are defined. In section II-B, the alternative topologies are presented which are expected to be more efficient.

A. REQUIREMENTS

To compare different current source topologies, the specifications for the degaussing coils are needed. They are determined and taken from previous work [12]. A FEM model of a full-sized ship with 15 degaussing coils was constructed to find the rated current, I_r , and inductance, L, of the degaussing coils. In this research, the degaussing coil with the highest current rating is chosen to be the load for which the current source needs to be designed. The specifications for this coil are given in table 1. The current source should be bi-directional.

The following assumption are made in the ship model and in this paper:

- The degaussing coils have linear inductance
- There are no mutual inductances between the degaussing coils
- The cryostat uses liquid nitrogen and operates at a temperature of 77 K
- There are no blocking losses in the MOSFETs

VOLUME 10, 2022 128657




FIGURE 2. Converter topologies. (a) Only the degaussing coil in the cryostat, large current leads needed. (b) H-bridge added to the cryostat. More losses within cryostat, but smaller current leads needed. (c) A smoothing capacitor added in the cryostat. Even smaller current leads needed. (d) Rectifier added to cryostat to eliminate the need of current leads at all.




FIGURE 3. HTS coil current waveform.

B. TOPOLOGIES

In this paper, we will consider a MOSFET-based H-Bride topology as the basic design for the converter. As needed, an H-bridge is able to provide the current in both directions. The rated degaussing current is quite high, so a device like an IGBT with a fixed voltage drop would have more losses than MOSFETs. For example, an IGBT with a forward voltage of 0.7 V that conducts 100 A will dissipate a power of 70 W. A MOSFET with an on-state resistance of 500 $\mu\Omega$ only dissipates 5 W for the same case. The on-state losses can even be lowered by placing multiple MOSFETs in parallel. Figure 3 shows the waveform of the current in the HTS coil. The low resistance in combination with the high inductance and no resistance of the HTS degaussing coil will cause the current to decay very slowly during discharge state, t_d . Most of the losses occur during the relatively short charging state, t_c .

1) TOPOLOGY 1

The HTS coil is placed inside a cryostat and is connected to the output of the H-Bridge through current leads as shown in figure 2a. The degaussing coil is charged by closing Q_1 and Q_4 . During the discharging state, Q_3 and Q_4 are closed. The source now only has to deliver current during the charging state, which is expected to be very short compared to the discharging state because of the large time constant of the degaussing coil in combination with the MOSFETs. The current leads have to be rated for the rated degaussing current I_R .

2) TOPOLOGY 2

The HTS coil is placed inside the cryostat together with the H-Bridge as shown in figure 2b. The current leads can be made smaller because they only have to be sized for the RMS current during the cycle. The on-state resistance of the MOSFETs drops because they are placed inside the liquid nitrogen. This will reduce the duty cycle even further. However, the conduction and switching losses of the MOSFETs are dissipated inside the cryostat which adds to the cryostat losses.

3) TOPOLOGY 3

A smoothing capacitor is added inside the cryostat as shown in figure 2c. This capacitor causes the current that flows through the current leads to change from short high current pulses, to a steady DC current. Now the source doesn't have to be able to deliver the rated current, I_r , anymore. It will also decrease the Ohmic losses in the current leads. However, the capacitor will add extra losses inside the cryostat.



TABLE 2. Relevant values from the model in case of no parallel MOSFETs.

Symbol	T_1	T_2	T_3	T_4	Unit
D	3.6	1.3	0.6	0.5	%
f_s	16.98	5.35	5.38	5.38	$_{\mathrm{Hz}}$
$I_{s(RMS)}$	18.9	11.4	0.77	3.2	A
$I_{C(RMS)}$	-	-	7.7	7.1	Α
$I_{D(RMS)}$	-	-	-	2.26	A

4) TOPOLOGY 4

A transformer is added where the secondary side is inside the cryostat as shown in figure 2d. This eliminates the need of current leads at all. Because of the low duty cycle, the current that flows in the smoothing capacitor is expected to be low. A diode is needed to rectify the current, but the power dissipation shouldn't be too high because of the low secondary current.

III. METHODOLOGY

In order to compare the topologies to one another, the efficiencies are analysed. For this, the sources of losses that differ per topology are quantified. The sources are then added and the total power loss, P_{tot} , is found as follows:

$$P_{tot} = P_s + P_{circ} + COP^{-1} (P_{cl} + P_{circ} + P_{sw})$$
 (1)

where P_s are current source losses, P_{circ} the circuit losses, P_{cl} the current lead losses, P_{sw} the switching losses and COPis the coefficient of operation of the cooler. Depending on the topology, some of the circuit losses are dissipated inside the cryostat. The current lead losses are dissipated inside the cryostat as well. These losses need to be cooled away by the cooler and therefore divided by COP.

To find the amount of energy loss, the waveforms of the currents in the circuit are needed. A model was created in the circuit software PLECS to test the topologies and retrieve the waveforms of the currents. As an example, table 2 shows the values for the duty cycle D, the minimum switching frequency f_s , and the RMS values for the source current I_s , capacitor current I_C and the diode current I_D for the case where there are no parallel MOSFETs. These values have been obtained for a 100 A current with 0.5% ripple as stated in table 1. The source voltage, V_s , is set at 10 V.

The on-state resistance of the MOSFETs and the performance of the capacitors are determined by measurements. Each of the sources of loss identified in equation (1) are further examined in the following subsections.

A. SWITCHING LOSSES

The switching losses are estimated according to the following equation:

$$P_{sw} = f_s N_p (E_{on} + E_{off} + E_{onD} + E_{dead})$$
 (2)

where f_s is the switching frequency, N_p the number of parallel MOSFETs, E_{on} is the MOSFET switch-on energy, E_{off} is the MOSFET switch-off energy and E_{onD} is the diode energy during MOSFET switch-on transient. The switch off losses in the diode, E_{offD} , are assumed to be zero. The dissipated

energy components are estimated according to the following equations:

$$E_{on} = \int_{0}^{t_{ri} + t_{fiu}} u_{DS}(t) i_{D}(t) dt$$
 (3)

$$E_{onD} = \int_{0}^{t_{ri} + t_{fi}} u_{D}(t) i_{F}(t) dt$$

$$E_{off} = \int_{0}^{t_{ru} + t_{fi}} u_{DS}(t) i_{D}(t) dt$$
(5)

$$E_{off} = \int_{0}^{t_{ru} + t_{fi}} u_{DS}(t) i_{D}(t) dt$$
 (5)

where t_{ri} is the current rise time, t_{fi} the current fall time, t_{ru} the voltage rise time and t_{fu} the voltage fall time. The rise times, fall times, currents and voltages are calculated using the datasheet parameters [13].

During the dead-time the degaussing current needs to flow through a diode. The power dissipated in the diode can be expressed as follows:

$$E_{dead} = T_d(V_f I + R_D I^2) \tag{6}$$

where T_d is the dead time, V_f is the forward diode voltage drop, R_D is the diode resistance and I is the diode current. The voltage drop over the diode is much higher than the on-state voltage drop over the MOSFETs. In combination with the high degaussing current, the losses are much higher during the dead time than during the rest of the switching cycle. This causes extra losses inside the cryostat when the MOSFETs are inside the cryostat. This also causes the current to decay faster during the discharge state. The dead time should therefore be kept to a minimum.

B. CIRCUIT LOSSES

The circuit losses are divided into the following components:

$$P_{circ} = P_{DSon} + P_{PCB} + P_{trans} \tag{7}$$

where P_{DSon} are the on state losses in the MOSFETs, P_{PCB} the copper losses on the PCB and P_{trans} the transformer losses. The on-state losses are estimated as follows:

$$P_{DSon} = \frac{1}{N_p} I_{DS}^2 R_{DSon}(T) \tag{8}$$

where N_p is the number of parallel MOSFETs, I_{DS} the MOSFET current and $R_{DSon}(T)$ the on-state resistance as a function of temperature.

C. COMPONENT CHARACTERISTICS AT CRYOGENIC TEMPERATURE

For the topologies in this research, it is essential that the MOSFETs have an as low as possible on-state resistance. With this in mind, the SiR178DP by Vishay was chosen. While it is known that MOSFETs are generally able to perform in a cryogenic environment [10], it is still necessary to verify that this is also the case for this particular type of MOSFET. Besides, the on-state resistance at 77 K needs to be known in order to estimate the performance of the topologies. The on-state resistance of the MOSFET was measured at room temperature and in liquid nitrogen. Six samples were



TABLE 3. Measured components behaviour in LN2.

Symbol	Quantity	\bar{x}	s_N	Unit
$R_{DSon}(293 \mathrm{K})$	On-state resistance	611	30.1	μΩ
$R_{DSon}(77\mathrm{K})$	On-state resistance	404	8.2	μΩ
C(293 K)	Capacitance	216	0.32	μF
$C(77\mathrm{K})$	Capacitance	161	0.45	μF

tested. Table 3 shows the mean, \bar{x} , and the standard deviation, s_N , of this measurements. It can be seen from the measured results that the on-state resistance of the selected MOSFETs is about 34% lower when submerged in liquid nitrogen. The measured on-state resistance values are a bit higher than the datasheet values. This is probably due to measuring some resistance at the leads of the MOSFETs.

Not every capacitor can operate at cryogenic temperatures [14]. Electrolytic capacitors, for example, freeze and lose their capacitive abilities. For the smoothing capacitor in topologies 3 and 4 however, a large capacitance is needed. For this, the best option is to use tantalum solid capacitors. The capacity of six samples of 220 μ F tantalum solid capacitors was measured at room temperature and at 77 K. Table 3 shows the mean value and the standard deviation of these measurements. Though the capacitors lose about 20% of their capacitance, they still work at cryogenic temperatures.

The transformer is chosen to be of a flat air-cored helix type. The use of a core is not possible, because this would be a bad thermal insulator for the cryostat. A COMSOL simulation was done where the primary inductance, L_p , is equal to the secondary inductance, L_s . The coupling factor of the transformer was found to be 0.2. In order the improve the efficiency of the power transfer, resonant inductive coupling is used. Capacitors C_p and C_s are placed in series with the inductors at the primary and secondary side so that:

$$C_p = C_s = \frac{1}{L_s (2\pi f)^2} \tag{9}$$

where f is the transformer frequency.

D. CURRENT LEAD LOSSES

The losses in the current leads consist of two parts; the heat flow through the current lead into the cryostat and the heat generated inside the current lead because of Ohmic losses. These can be modelled as follows [15]:

$$dT = -\frac{dl}{kA}\dot{Q} \quad d\dot{Q} = I^2 \frac{dl}{\sigma A} \tag{10}$$

where dT is the temperature difference, l the length, k the thermal conductivity, A the cross-section, \dot{Q} the heat flow, $d\dot{Q}$ the generated heat, I the current and σ the electrical conductivity of the current lead. The heat flow due to the current leads has to be minimized, so the diameter of the current leads should be as low as possible. On the other hand, by decreasing the diameter, the generated heat increases due to Ohmic losses. There is a trade-off. The solution for the minimum heat flow through the current lead \dot{Q}_{min} can be

TABLE 4. Current lead parameters for topologies T_1 , T_2 , T_3 , and T_4 .

Symbol	Quantity	T_1	T_2	T_3	T_4	unit
I_{peak}	peak current	I_r	I_r	DI_r	-	A
I_{avg}	average current	I_r	$\sqrt{D}I_r$	DI_r	-	A
l	length	10	10	10	-	$_{ m cm}$
A	cross-section	5.13	0.59	0.037	-	mm^2
R	resistance	0.46	3.98	63.1	-	${ m m}\Omega$
\dot{Q}	heat influx	9144	1051	66	0	$_{ m mW}$

found by combining Equation (10):

$$\dot{Q}_{min} = I \sqrt{\frac{2k}{\sigma} (T_H - T_L)} \tag{11}$$

where T_H is the temperature outside the cryostat and T_L is the temperature inside the cryostat. From the minimum heat flow, the optimal wire length to surface area ratio follows. In our case we choose the current lead to be 10 cm and the optimal surface area is calculated. It should be noted that equation (11) assumes a constant current. However, for topology 2, the current through the leads differs during the switching cycle. In this case, we will model the generated heat as follows:

$$d\dot{Q} = \frac{dl}{\sigma A} \frac{1}{T_s} \int_0^{T_s} I(t)^2 dt = D \left(\frac{I}{D}\right)^2 \frac{dl}{\sigma A}$$
 (12)

where T_s is the length of the switching cycle and D is the duty cycle. The calculated dimensions of the current leads are presented in table 4 for the case that there are no parallel MOSFETs.

E. COOLING EFFICIENCY

To check the merits of putting electronics inside the cryostat, the efficiency of the cooling process must be known. If, by placing an element inside the cryostat the losses decrease more than it costs to cool them away, it is considered a good choice. The efficiency of the cooling process is limited by the efficiency of the Carnot cycle and the efficiency of the cooler itself. The coefficient of operation, *COP*, can then be expressed as follows:

$$COP = \frac{\dot{Q}}{P} = \eta \epsilon_c = \eta \frac{T_L}{T_H - T_L} \tag{13}$$

where \dot{Q} is the heat lifted from the cooler, P the power used by the cooler, η the efficiency of the cooler, ϵ_c the efficiency of the Carnot cycle, T_H the temperature outside the cryostat and T_L the temperature inside the cryostat. Since the cryostat operates at a temperature of 77 K, the efficiency of the Carnot cycle is 0.36. The efficiency of coolers for the power rating for degaussing systems can be assumed to be 0.2 [11], [16]. That means that for every Watt that is dissipated inside the cryostat, the cooler consumes 14 Watts of power. This is an efficiency of 7.14%.

IV. RESULTS

A. POWER BALANCE

With all the loss sources known, the balance can be made of the total loss of the topologies. The losses per component per






FIGURE 4. Power losses in each topology for (a) one MOSFETs per switch and (b) ten parallel MOSFETs per switch.

topology are shown in figure 4. The topologies from section II are compared with topology 0 from figure 1.

The power balance is shown for the case with no parallel MOSFETs in figure 4a. It can be seen that for topology 0, the main contributor is the loss in the current source. This part is so big, because the rated current constantly has to flow through the source. Also, the current leads are sized for the rated current. This makes the current lead losses high as well.

For topology 1, the source losses are considerably lowered compared to topology 0. This is because the rated current only flows from the source during the charge state. During the discharge state, the source current is zero. The current lead losses are still high, because the leads are still rated for the rated current. The circuit losses because of the MOSFETs and PCB are small, but present as well. The switching losses are insignificant, which is explained by the low switching frequency which is possible in this configuration.

For topology 2, the current leads can be made much smaller. This has a large effect on the power loss in the current leads. However, the circuit losses become much larger. This is because the components are now inside the cryostat, so a lot more cooling power is needed. Also, the switching losses happen inside the cryostat, but they are still very small compared to the other losses. It should be noted that the source losses also are a bit lower than for topology 1. This is because the resistance of the MOSFETs is lower in liquid nitrogen and therefore the duty cycle is lower as well.


For topology 3, the source and current lead losses are decreased even further. This is because the source current waveform is smoother which causes the RMS value of the source current to be lower than in the previous cases. The capacitor adds extra losses inside the cryostat, but these are insignificant.

For topology 4, a transformer is added to remove the current lead losses completely. However, the current lead losses were already very small in topology 3, so it does not have a large effect. There are extra transformer and rectifier losses inside the cryostat however. Also, the source losses are increased more. The total added losses are higher than in the previous case.

For the topologies in which the components are placed inside the cryostat, it seems that circuit losses, which include the on-state losses, become dominant because of the coefficient of performance of the cooler. A way to lower these losses is to place multiple MOSFETs in parallel so that the resistance is lower. Figuer 4b shows the power balance of the topologies again, but now with ten parallel MOSFETs per switch. Now the circuit losses become much smaller. Also, the current lead losses and the source losses become smaller. This is because the lower resistance enables a lower duty cycle. To determine a right amount of parallel MOSFETs in the final design, figure 5a shows the total power dissipation as a function of parallel MOSFETs. It can be seen that even by placing one extra MOSFET in parallel, the power can be decreased drastically. Placing more than ten MOSFETs in parallel does not seem to have a large impact on the final power use.

From figure 4 it can be concluded that the most energy efficient solution is topology 3. Besides energy-efficiency, this solution is also a practical one. The source does not have to be able to deliver the rated current so it can be made much smaller. The capacitor can be slowly charged during relatively long discharge times. Topology 4, which uses a transformer, does not add more advantages. Also, it adds more complexity to the circuit. It is not useful to use a transformer.

VOLUME 10, 2022 128661






FIGURE 5. (a) Added power of the loss sources as a function of parallel MOSFETs. (b) switching losses in percentage of the total losses as a function of switching frequency.

B. SWITCHING FREQUENCY

In the analysis until now, the topologies use the lowest switching frequency possible while still meeting the current ripple requirement of 0.5%. It can be argued that is useful to use a higher switching frequency so that the current ripple can be lowered. Also a higher switching frequency causes the ripple in the magnetic signature to be damped more [12]. However, a higher switching frequency also causes more switching losses. For the topologies where the MOSFETs are placed inside the cryostat, the switching losses are even higher because of the coefficient of performance of the cooler. For an optimal design figure 5 shows the percentage that the switching losses are of the total amount of losses. For topology 1, where the MOSFETs are not placed inside the cryostat, it can be seen that the converter can operate above 1 kHz without any problems. For the topologies where the MOSFETs are placed inside the cryostat, the switching losses become too high in this range. It should also be noted that a higher switching frequency in combination with the low duty cycle that is used in this topologies can cause problems. The on-state of the MOSFETs is very short compared to the off-state. If the frequency is also high, the on time of the MOSFET might be too short to switch.

V. CONCLUSION

Several converter topologies were investigated to be applied for HTS degaussing coils in this paper. Measurements were done to validate the performance of the electronic components in liquid nitrogen. It was shown that it is more energy efficient to place the MOSFETs inside the cryostat. By doing this, the rated current for the current leads is drastically decreased and therefore the losses as well. However, by placing the MOSFETs inside the cryostat, the cooler needs to lift more heat. This is an inefficient process. This can be counteracted by placing multiple MOSFETs in parallel so that the conduction losses inside the cryostat are limited. As a side effect of cooling and paralleling the MOSFETs, the time constant of the load increases. This is beneficial for the energy efficiency of the converter. By adding a smoothing

capacitor inside the cryostat, the current leads can be made even smaller. This also limits the need for large peak currents from the current source. It is not useful to use a transformer to completely remove the current leads. The secondary coil and the rectifier inside the cryostat introduce more losses than that the elimination of the current leads yield. Besides, a transformer makes the circuit more complex.

REFERENCES

- [1] J. J. Holmes, "Exploitation of a ship's magnetic field signatures," *Synth. Lectures Comput. Electromagn.*, vol. 1, no. 1, pp. 1–78, Jan. 2006.
- [2] J. J. Holmes, "Modeling a ship's ferromagnetic signatures," Synth. Lectures Comput. Electromagn., vol. 2, no. 1, pp. 1–75, Jan. 2007.
- [3] J. J. Holmes, "Reduction of a ship's magnetic field signatures," Synth. Lectures Comput. Electromagn., vol. 3, no. 1, pp. 1–68, Jan. 2008.
- [4] J. T. Kephart, B. K. Fitzpatrick, P. Ferrara, M. Pyryt, J. Pienkos, and E. M. Golda, "High temperature superconducting degaussing from feasibility study to fleet adoption," *IEEE Trans. Appl. Supercond.*, vol. 21, no. 3, pp. 2229–2232, Jun. 2011.
- [5] R. Ross, C. G. Meijer, and R. J. van de Mheen, "Degaussing by normal and superconductive windings," in *Proc. 11th INEC*, vol. 11, Jan. 2012.
- [6] D. Wikkerink, I. Hanse, A. R. Mor, H. Polinder, and R. Ross, "Demonstration of degaussing by copper and HTS windings," in *Proc. Conf. iNEC Delft*, Oct. 2020.
- [7] R. Ross, C. G. Meijer, and R. Hunik, "Maritime superconductivity perspectives," *IEEE Trans. Appl. Supercond.*, vol. 23, no. 3, Jun. 2013, Art. no. 3601405.
- [8] I. Hanse, D. Wikkerink, C. Vermeer, H. J. Holland, M. M. J. Dhallé, and J. M. andH ter Brake, "Crygenics for an HTS degaussing system demonstrator," in *Proc. Conf. iNEC Delft*, Oct. 2020.
- [9] M. Oomen, M. Leghissa, G. Ries, N. Proelss, H.-W. Neumueller, F. Steinmeyer, M. Vester, and F. Davies, "HTS flux pump for cryogenfree HTS magnets," *IEEE Trans. Appiled Supercond.*, vol. 15, no. 2, pp. 1465–1468, Jun. 2005.
- [10] O. Mueller, "On-resistance, thermal resistance and reverse recovery time of power MOSFETs at 77 K," *Cryogenics*, vol. 29, no. 10, pp. 1006–1014, Oct. 1989.
- [11] H. J. M. ter Brake and G. F. M. Wiegerinck, "Low-power cryocooler survey," Cryogenics, vol. 42, no. 11, pp. 705–718, Nov. 2002.
- [12] D. Wikkerink, A. R. Mor, H. Polinder, and R. Ross, "Magnetic signature reduction by converter switching frequency modulation in degaussing systems," *IEEE Access*, vol. 10, pp. 74103–74110, 2022.
- [13] D. Graovac, M. Purschel, and A. Kiep, "MOSFET power losses calculation using the data-sheet parameters," Infineon Technol. AG, Neubiberg, Germany, Tech. Rep., 2006, pp. 1–23.
- [14] R. Patterson, A. Hammond, and S. S. Gerber, "Evaluation of capacitors at cryogenic temperatures for space applications," in *Proc. Conf. Rec. IEEE Int. Symp. Electr. Insul.*, vol. 2, Jun. 1998, pp. 468–471.



- [15] R. McFee, "Optimum input leads for cryogenic apparatus," Rev. Sci. Instrum., vol. 30, no. 2, pp. 98–102, Feb. 1959.
- [16] P. Kittel, "Cryocooler performance estimator," Cryocoolers, vol. 14, pp. 563–572, Jan. 2007.



DJURRE WIKKERINK received the M.Sc. degree in electrical engineering from the Delft University of Technology, in 2017, where he is currently pursuing the Ph.D. degree on implementing high temperature superconductors in degaussing systems. He worked as a Process Operator at Total E&P, from 2012 to 2013, and an Engineer at Teamwork Technology, from 2016 to 2018. His research interests include high temperature superconductors, degaussing, power converters, and electrical machines.



ARMANDO RODRIGO MOR received the Ph.D. degree in electrical engineering from the Universitat Politècnica de València, Valencia, Spain. In Spain, he joined and later led the High Voltage Laboratory and the Plasma Arc Laboratory, Instituto de Tecnológico de la Energía, Valencia. From 2013 to 2021, he was an Assistant Professor with the Electrical Sustainable Energy Department and became the Head of the High Voltage Team, Delft University of Technology,

Delft, The Netherlands, in 2019. Since 2021, he has been with the Instituto de Tecnología Eléctrica, Universitat Politècnica de València. His research interests include high-voltage technology, high-voltage testing, monitoring and diagnostic, sensors for high-voltage applications, space charge measurements, and HVDC.



HENK POLINDER (Senior Member, IEEE) received the Ph.D. degree in electrical engineering from the Delft University of Technology, Delft, The Netherlands, in 1998. Since 1996, he has been an Assistant Professor/an Associate Professor with the Delft University of Technology, working in the field of electrical machines and drives. He worked part-time in industries, at wind turbine manufacturer Lagerwey, from 1998 to 1999; Philips CFT, in 2001; and ABB Corporate Research, Västerås,

in 2008. He was a Visiting Scholar with Newcastle University, Newcastle upon Tyne, in 2002; Laval University, Quebec, in 2004; The University of Edinburgh, in 2006; and the University of Itajubá, in 2014. He has authored or coauthored of over 300 publications. His research interests include sustainable drive and energy systems for maritime applications.



ROBERT ROSS (Member, IEEE) received the Ph.D. degree in physics and chemistry from Utrecht University, in 1990. He worked at Utrecht University, KEMA, National Institute of Materials & Chemical Research (Tsukuba, Japan), NL Defence Academy (Electrical Energy Systems), TenneT TSO (Asset Management), and HAN University of Applied Sciences. He currently works at IWO (Institute for Science & Development, Ede, NL) as a Senior Researcher and a

Board Member and teaches at the Delft University of Technology as a Retired Professor. His work led to four patent applications on materials or superconductivity. His book on Reliability Analysis is published with Wiley/IEEE (ISBN 9781119125174). He received the 2004 SenterNovem Annual Award for Best Energy & Environment and was nominated by the World Technology Network (USA) for Best Researcher Energy, in 2006. His research interests include materials, reliability and availability of systems and components; electrical energy & mobility; applied superconductivity; forensic investigations; scarce data based decision-making; diagnostic techniques; and sustainable energy.

• • •

VOLUME 10, 2022 128663