## Fully-Homomorphic Encryption for Real-Time Control An FPGA Implementation

P. Stobbe



## Fully-Homomorphic Encryption for Real-Time Control

## An FPGA Implementation

by

## P. Stobbe

Student number:4601858Project duration:August 31, 2020 – August 31, 2021Thesis committee:Dr. R. Ferrari,TU Delft, supervisorIr. T. Keijzer.TU Delft, supervisor



## Preface

In 2016 I started my bachelors in mechanical engineering, unaware of the gradual change of direction from everything physical, to the more theoretical. I always loved computers and software, but was hesitant to learn how to program, let alone try to understand how computers work on a physical level. The programming courses and mechatronics subjects gave me a nice and gentle introduction into the more abstract. My minor finally swayed me as I was taught about the fundamentals of IC-chips and electronics. It made me aware I wanted to understand how to build cyber-physical systems from the ground up.

When I started my masters in systems and control I wanted to specialise in real-time control systems. Throughout the varying courses I noticed that I particularly enjoyed the mathematics behind all the different ways of constructing control systems.

My thesis supervisor had conducted research into security and privacy preserving control as well as attacks on these schemes. One aspect that my supervisor and his research team had not yet researched is homomorphic encryption and how it could be applied in feedback control. I was only aware of some cursory aspects of encryption, but the mathematical problems that encryption poses intrigued me. Implementing this form of encryption would also likely be a programming challenge, which is right up my alley. As homomorphic encryption has only seen implementation in a few control schemes, it meant I would have to consider many aspects of control in a new setting. A very daunting but exciting prospect and so I decided to make it the research topic for my thesis.

As I suspected, to understand encryption I had to learn more about abstract algebra. This was mostly new to me, which made it a real challenge, but learning to understand new aspects of abstract algebra was always very rewarding. Even knowing the relevant mathematics, understanding how encryption schemes are constructed was quite a task. Underlying theory can differ wildly between schemes, making comparing them very tricky.

Safe to say, the research I have done has opened my eyes to a whole host of interesting and exciting engineering problems that I believe will help shape our future.

I would like to thank my daily supervisor Twan Keijzer and my professor Riccardo Ferrari for all the help and support and introducing me to a field of research I would not have sought out, but ended up fascinated by.

> P. Stobbe Delft, January 2021

### Abstract

Currently, encryption is part of daily life, from commercial to industrial applications. Secure, long-distance communication is vital to the safe and reliable operation of industrial feedback control. Utilising public networks as a medium is often cost-effective at the risk of a security breach. Current industrial feedback control systems generally utilise end-to-end encryption to communicate control signals and gains securely. Data has to be decrypted for processing. Homomorphic encryption allows for manipulation of encrypted data. This eliminates the need for decryption to update controller states and calculating control effort. Partially Homomorphic Encryption supports either multiplication or addition of encrypted values, whereas Fully Homomorphic Encryption allows for both. Besides being flexible, Fully Homomorphic Encryption schemes are thought to be quantum safe. Unfortunately, Fully Homomorphic Encryption schemes are computationally expensive limiting practical applications. This thesis presents an enhanced version of the of the popular Fully Homomorphic Encryption scheme by Gentry. The encryption scheme is enhanced through the introduction of three alterations. New notation is introduced that streamlines its description. The main functions that compose the encryption scheme are all replaced with analytical equivalents. The so called reduced cipher is introduced. Rewriting the encryption scheme using the improved notation, analytical functions and reduced cipher leads to a more computationally and memory efficient implementation. The alterations make the encryption more suitable for implementation on Field Programmable Gate Arrays which decreases compute time. Such an implementation is presented and used to demonstrate the efficacy of the enhanced encryption scheme.

## Contents

1	Introduction11.1 Recent work.21.2 Research motivation31.3 Research questions41.4 Contributions41.5 Structure5
2	Introduction to homomorphic encryption72.1 Diffie-Hellman: The introduction of modern cryptography.72.2 Symmetric-key and public-key encryption92.3 Homomorphic encryption102.4 Learning with errors112.5 Gentry's FHE scheme122.5.1 Gentry functions122.5.2 Encryption122.5.3 Scheme summary132.5.4 Homomorphic properties142.5.5 Security152.6 Numbering system152.6.1 Binary addition and multiplication162.6.2 Negative numbers16
3	2.6.3       Q-notation       10         2.6.4       Fixed precision addition and multiplication       17         Gentry's Encryption scheme revisited       19         3.1       New notation       19         3.2       Reduced cipher       20         3.3       Computational complexity       22
4	Hardware implementation254.1 controller topology254.2 System overview264.3 FPGA design274.3.1 Logic Gates274.3.2 FPGA components294.3.3 FPGA design language304.4 Random number generation for encryption304.4.1 Uniform number generation314.4.2 Random normally distributed numbers314.4.3 Normal distribution generation324.4.4 LWE error vector generation364.5 Matrix and vector arithmetic374.6 Timing374.7 Plant interface and controller implementation38
5	Results       41         5.1       Pendulum.       41         5.1.1       Model       41         5.1.2       Stability       43         5.1.3       Sampling time       45

	5.2 5.3	5.1.4 Encrypted state space computation5.1.5 TuningPerformanceHardware utilisation5.3.1 Homomorphic multiplication and addition circuits5.3.2 Using utilisation plots		· · · · · · · · · · · · · · · · · · ·	· · · · · ·	· · · · · ·		· · · · · ·					45 46 48 50 50 51
6	Con	nclusion											53
Aŗ	pend	dices											55
А	Nur A.1 A.2	merical tests of feedback controller and system Hautus tests Discrete system controllability and observability tests	•	 	 	 	•		•	•			57 57 61
В	Feed	edback system code											63
	B.1 B.2	CipherAdd_core.vhd		•••	 	 		 	•	•	•		63 64
	B.3	Controller.vhd	•	•••		• •	•		•	•	•	•	65 75
	В.5	Decoder.vhd	•	· ·	· ·	· ·	·	· ·	•	•	•	:	76
	B.6	error_vect_gen.vhd	•			• •	•				•		77
	В.7 В.8	key_generator.vhd	•	· ·	· ·	· ·	•	 	•	•	•	•	79 84
	B.9	LFSR_sub.vhd											87
	B.10 B.11	0LFSR256.vhd	•	••	•••	•••	•	•••	•	•	•	•	88 88
	B.12	2 Setup_Encoder.vhd											92
	B.13	3 System_gen.vhd	•	•••		• •	•		•	•	•	•	94
С	Den C.1	mo code nexys4 demo interface.vhd										-	101 101
	C.2	Gentry_HME_MM.vhd			•••							•	102
	C.3	APU.vhd	•			• •	•				•	•	102
	C.4	counter.vhd	•	• •	•••	• •	•		•	•	•	•	104 105
	C.6	instruction_launcher.vhd	•	· ·	· ·	•••	•	 	•	•	•	•	106
	C.7	main.vhd	•	•••		•••	•			•	•	•	107
	C.8 C.9	<pre>MatVect_types.vnd</pre>	•	•••	· ·	•••	•	· ·	•	•	•	•	109 109
	C.10 C.11	0 UART_cipher_transmit.vhd	•	· ·	•••	· · ·	•	· ·	•	•	•	•	110 112
Bi	oliog	graphy										-	115

### Introduction

The modern technology that powers our world requires control, ranging from simple on-off control to highly complex model driven control. To ensure correct operation and prevent sabotage or other interference, it important to prevent malicious attacks. Attacks can range from physical attacks to hacking. The type of security that a technology requires depends on factors such as functionality, location of deployment as well as how many times it is deployed. Take for example a vending machine. A vending machine is built to protect its contents and the machine itself requires very little security. They are usually left unsupervised and so they are built to withstand a certain amount of abuse. The contents are of relatively low cost. Even if some its contents are stolen, the profit still outweighs the risk. The machine itself is a lot more expensive and so if the machine would be broken or stolen, that would be much more of a problem. The likelihood of a vending machine being stolen or taken away is very low however, because there is not much incentive to steal the whole machine. There is unlikely to be a large market for stolen vending machines. Therefore the profit that vending machines produce outweighs the price of fixing or replacing them. When it comes to factory equipment, it is usually kept in an enclosed and secured space, where it is also feasible to supervise the equipment with security cameras and security staff. If different machines have to communicate, they are usually connected through a local network, wired or wirelessly. These networks can usually only be accessed by authorised computers that are on site. This means that it is impossible to perform a malicious attack using the internet. Such a security measure is also known as an air gap.

What if a system requires the remote operation across large distances? One such example is a pipeline. Pipelines can be tens of thousands of kilometres long [14] and so the majority of pipeline is usually unsupervised. To operate pipelines remotely, controllers on the pipeline are usually connected to the internet. Long distance cable networks cannot feasibly be monitored along the entire length and so it would be possible to physically connect to the network. It would be possible to connect a controller using a bespoke network of cables, however this would be very costly and it would suffer the same problem as a public internet connection. Without any security measures in place, any person could connect to the pipeline. To be able to send and retrieve control and sensor data at these distances securely, the industry utilises encryption. Encryption is the act of scrambling data, such that only those who have the corresponding key can unscramble the data. This means that an insecure network can be used to share data whilst being inaccessible to eavesdroppers or saboteurs.

Another way to secure such a system is by using security through obscurity. Security is derived from designing a system to be deliberately obtuse and keeping the inner workings secret, so that potential attackers will not understand the system well enough to attack it. An example of obscurity is Intel's Converged Security and Management Engine [48], CSME, which is part of many CPU's that Intel produces. IT experts such as Damian Zammit have pointed out that Intel's CSME has parts that are not secured in any way which poses a great security risk [55]. The technical specification of the CSME is kept secret, which is currently the only measure that is keeping the CSME secure. Of course if such a system is reverse engineered, security through obscurity is nullified. Hence encryption is the more robust security measure, making encryption the most popular solution.

Currently, the most widely used type of encryption scheme is end-to-end encryption. This means that when two devices want to exchange information, information is encrypted, sent and then decrypted. This type is

very effective, however if some saboteur manages to get access to either device, they can breach security. This is not usually a problem in situations such as that of two people sharing messages. When a control system is concerned however, there might be rogue agents with insider access, or authorised personnel may accidentally cause a security breach by leaking passwords. One such incident caused the Colonial Pipeline hack [50]. A password was leaked, which allowed hackers to shut down the entire 8850 kilometre long Colonial pipeline. A type of encryption that could help prevent such a hack is homomorphic encryption, HME.

HME is a type of encyption that allows mathematical operations to be performed on encypted data. This makes it possible to design a system where only the device that performs the encryption is able to dencrypt any data. Take the following example. A section of pipeline equipped with a controllable valve and a flow sensor has to control its throughput, but to do so requires the coordination of a network of such sections. With HME it is possible to perform calculations on encrypted data. Hence multiple sections of pipe can encrypt data, send it of to a main controller which calculates how far the valves should be opened. The controller can do this without decrypting any of the incoming signals. Even if a rogue agent has direct access to the incoming and outgoing signals of controller, they would not be able to interfere because all data is encrypted. Only when instructions are received at the controllable valve of the pipe sections, are they decrypted and read and so the only way to gain access to the unencrypted data would be to physically breach the valve interface.

Encryption that secures against rogue agents with insider access is especially relevant currently. Applications such as cloud based services and distributed computation have become more prevalent. A company that stores data, or performs computations for clients will want to keep the data secure. If a client wants to alter their data remotely, that data has to be decrypted on the server that the data is stored on. If encryption keys have to be stored on a server, they could be stolen by a rogue agent with insider access. This has never been more relevant, as in 2010 a google employee used his access to information to stalk and threaten minors [8]. Other than large events like these, there are many smaller insider misuse. Verizon has analysed more than 100,000 security incidents of which more than 10% was perpetrated by an insider [42].

#### 1.1. Recent work

There are currently two types of encryption schemes that researchers have used in feedback control. Partially homomorphic encryption (PHE) and fully homomorphic encryption (FHE). An HME scheme is considered partially homomorphic if the scheme supports only one homomorphic operation, either addition or multiplication [53]. If an HME scheme supports both operations, it is considered fully homomorphic.

PHE schemes are schemes that derive their security from difficulty of computing discrete logarithms. Encryption schemes use so called trapdoor functions. A trapdoor function can easily be applied to a value, however calculating the inverse is computationally hard. Trapdoor functions can be constructed such that it is easy to calculate the inverse given some key that is only available to authorised parties. This is traditionally how encryption schemes have functioned [18, 39, 41, 52]. Classically, encryption schemes have used modulus functions and products of primes to construct trapdoor functions. As such they all derive their security from difficulty of computing discrete logarithms. A relatively newer class of encryption schemes is that of lattice based encryption schemes. Lattice problems are linear algebra problems that can be used to construct encryption schemes that are fully homomorphic.

Currently the most prominent PHE schemes are the Rivest-Shamir-Adleman scheme known as RSA, the El Gamal scheme [20] and the Paillier scheme [38]. The RSA scheme features homomorphic addition and the El Gamal scheme features homomorphic multiplication. The Paillier scheme is partially homomorphic too, but it offers an extra operation that makes the scheme more practical than previous schemes. The Paillier scheme supports homomorphic addition and the multiplication of an encrypted value by an unencrypted value. Both RSA [41], the El Gamal scheme [20] and Paillier scheme [38] have been implemented in feedback control. The first implementation of homomorphic encryption in feedback control is that of Kiminao Kogiso in Cyber-security enhancement of networked control systems using homomorphic encryption [28]. The functionality of this control scheme was demonstrated with a simulation. The paper incorporates the El Gamal scheme, but in combination with the RSA scheme, because the El Gamal scheme's homomorphic addition is not enough to make a functional scheme. The extra homomorphic property of the Paillier scheme [38] allows for more streamlined designs. One such design is that from the paper Implementing Homomorphic Encryption Based Secure Feedback Control by Farhad Farokhi [49]. In this paper the authors stabilise an unstable plant in real-time. The authors are the first to have tested their system in practice. The scheme incorporates state feedback control and an discrete time observer which requires the multiplication of states and a state space matrices and gains. The Paillier supports homomorphic addition and the multiplication of an encrypted value by some unencrypted value. Therefore authors have elected to keep the state space matrices and gain unencrypted so they can be used to update an observer of which the states, sensor data and control effort are encrypted.

There are two main ways of representing real numbers that are used in computation, fixed point- and floating point representation. Floating point numbers are by far the most popular representation due to its flexibility. Currently, some homomorphic encryption schemes can be used in combination with floating point numbers [34], however researchers commonly utilise fixed point representation due to its lower complexity. Section 2.6 will elaborate on Fixed Precision arithmetic. Homomorphic encryption imposes a limitation on fixed point representation. When multiplying two fixed point numbers, the decimal point of the representation shifts. Multiple multiplications would cause overflow. The exact cause will be explained in section 2.6.4. Normally truncation would prevent this, however most schemes do not allow for the truncation of encrypted numbers. Kiminao Kogiso [28] and Farhad Farokhi [49] each have a notable way of handling the issue of truncation. Kiminao Kogiso proposes to simply send states back to the plant, so they can be decrypted, truncated, reencrypted and then sent back to the controller. Farhad Farokhi utilises a solution he has proposed in his earlier work [35] which introduces a periodic reset. The fractional bit representation of the observer states is allowed grow, until a certain point at which the observers are set to zero to prevent an overflow. This is functional, but expectedly, this does decrease performance. A newer solution is one that has been proposed by another recent paper by Junsoo Kim in Dynamic controller that operates over homomorphically encrypted data for infinite time horizon [26]. Junsoo Kim proposes the transformation of a control system such that it approximates the original system whist consisting of only integers, removing the need for fixed point numbers. This scheme too has an impact on performance, but much less than a periodic reset would. Authors Jung Hee Cheon and Damien Stehlé have also proposed their own FHE scheme that allows of the truncation of encrypted values, however this introduces noise to a degree that severely limits its practicality [10].

Besides the functionality FHE schemes offer, there is currently a consensus that lattice based schemes are likely to be quantum safe. Take for example a widely used lattice problem called learning with errors [40], LWE. In 2009 Odded Regev stated in his paper that one might conjecture that there is no quantum algorithm that can solve the LWE problem in polynomial time [40]. He bases this on the fact that up until the release of his paper, there had not yet been any quantum algorithms presented that could solve the LWE problem in polynomial time. This is despite the fact that the existence or non-existence of such an algorithm could mean lattice based encryption is the answer to quantum computers. Given its importance it would seem likely an algorithm would be put forward if such an algorithm could be constructed. As of yet, this still holds true in 2022 lending credence to Odded Regev's claim. This makes lattice based encryption attractive as compared to schemes such a RSA and other schemes that derive their security from difficulty of computing discrete logarithms. The RSA scheme can be cracked efficiently utilising a quantum algorithm [23]. Currently, PHE shemes utilise mechanisms similar to RSA, meaning they are likely to be insecure, or have already been confirmed to be insecure with respect to quantum computation.

There are two main downsides to FHE schemes. The first issue is that of multiplicative depth. To make FHE schemes secure, errors are injected into ciphers. This does not form a problem, unless homomorphic multiplication is applied. When multiplying two ciphers, the error grows. If this error grows too much, the message can no longer be retrieved correctly. The amount of homomorphic multiplications that can be performed without the message becoming irretrievable is called multiplicative depth. So far, Gentry's encryption scheme has improved multiplicative depth, however it remains an issue.

Secondly, FHE schemes are very computationally complex. There are currently no industrial or commercial applications that utilise FHE schemes. Currently there are simulations of FHE schemes [26] and the practical application of FHE on control systems that run at a slow update rate such as demonstrated in *Toward a secure drone system: Flying with real-time homomorphic authenticated encryption* [9] in which the authors provide a path for a drone to follow, which is updated at a rate of 10Hz.Though there are papers that aim to speed up the computations needed for FHE schemes such as Gentry's scheme [22], there is currently no research that implements the application of FHE in feedback control for the stabilisation of an unstable plant.

#### 1.2. Research motivation

There is a clear lack in advancement in implementation of FHE in feedback control. One reason being the fact that lattice based encryption schemes are computationally expensive. Most controllers are implemented on conventional hardware, usually micro controllers equipped with a modern CPU. If operations can be performed in parallel, it may be advantageous to equip the target platform with a GPU. GPU's are set up to

perform many calculations in parallel. To use a GPU, a CPU must supply the GPU with instructions and data necessary for computation. The communication between CPU and GPU is commonly a bottleneck. For the purposes of implementing FHE in feedback control, an ad hoc harware design would be preferable, as FHE operations can be performed largely in parallel, but it also requires large data throughput, which would be bottle-necked using a CPU and GPU. Hence, implementation on an FPGA would be a good avenue of research. The acronym FPGA stands for Field Programmable Gate Array, which is a computer chip with logic gates and other components that can be connected to form circuits.

Given these factors and the need for advancement in the area of FHE in feedback control, the topic of this thesis will be: *An FPGA implementation of a fully-homomorphic encryption scheme for real-time control applications*.

Currently, the FHE scheme by Gentry [22] is still one the most versatile and robust FHE schemes available. All lattice based encryption schemes allow for homomorphic multiplication, but so far all of them have limited multiplicative depth. There are multiple schemes that have introduced methods to decrease this noise, but currently Gentry's scheme offers the least computationally expensive and simple way to decrease this noise. Another notable advancement is a new FHE scheme proposed by Jung Hee Cheon in *Homomorphic encryption for arithmetic of approximate numbers* [11]. This scheme is however designed for the purpose of secure machine learning, which is not the topic of this thesis. Therefore Gentry's FHE scheme will be the encryption scheme used to implement feedback control.

The optimal outcome of the research from this thesis would be to present an implementation and workflow that would allow for the implementation of a wide range of feedback controllers secured with FHE. Therefore the feedback controller that will be implemented for the purpose of the research will be discrete time state feedback control, which is a common controller topology that utilises memory which is a requirement for more complex feedback control. The plant that will be controlled for the purposes of demonstration will be a simulation of a double pendulum in an upright position. The upright position of such a mechanism is an unstable equilibrium and will require a sufficiently high sampling frequency to stabilise the plant around this equilibrium. Such a control scenario is a good use-case as it requires either the optimisation of the encryption scheme or the a computationally efficient hardware design, preferably both.

#### 1.3. Research questions

The goal of this thesis is to adapt the Gentry scheme in tandem with an FPGA implementation to optimally perform the required operations. Due to time constraints, the functionality of the feedback system will be confirmed through a simulation of the hardware design of the system, of which the code will be provided in appendix section B. To demonstrate viability of the system, hardware designs of critical subsystems will be compiled and run in practice. The code of this demo can be found in the appendix section C.

To evaluate the performance of the resulting implementation, the following research question and sub-question will be answered: *given a novel adaptation and implementation of homomorphic feedback control, what level of performance can currently be reached*?

- What are the challenges of using fully homomorphic encryption in feedback control?
- How can the underlying mathematics of Gentry's encryption scheme be rewritten to be suitable for digital computation?
- What is the hardware utilisation of an implementation of feedback control using Gentry's encryption scheme on an FPGA?

#### **1.4. Contributions**

Gentry's encryption scheme relies on a set of black box functions. In this thesis I propose replacing these functions with analytical equivalents. This makes the scheme more intuitive and allows for easier manipulation of the constituent parts. I also propose the so called reduced cipher. Rewriting the scheme using the new notation and reduced cipher leads to more efficient computation of Homomorphic operations and reduced memory usage. Using the improved scheme I have designed an FPGA implementation of feedback control using state feedback control and Fully Homomorphic Encyrption. The improvements to Gentry's encryption scheme ensure that the sampling frequency can be high enough to allow for the stabilisation of an unstable plant which previous implementations of FHE in feedback control were unsuitable for. Fixed precision representation is the most performant numbering system that is compatible with FHE. Using fixed precision

representation representation and FHE poses two problems, decimal point shifts and limited multiplicative depth. Both problems are handled using the solution presented in [28], by sending states back from the controller to the plant. The states can then be truncated and re-encrypted. Preventing both overflow and resetting multiplicative depth every time step. The combination of solutions allows for the implementation of discrete-time feedback control with out requiring alteration to be compatible with FHE.

#### 1.5. Structure

Finally, this section will conclude the introduction by giving an overview of the order of contents of this thesis. First chapter 3 will elaborate on the types of encryption mentioned in the introduction and will describe the Gentry scheme [22] in detail. Chapter 3 will introduce new notation and adaptations made to the Gentry scheme [22] as well as implications on performance. Chapter 4 will describe the controller topology in more detail followed by explaining how FPGA's function and how they can be deployed. This is followed by an overview of the implementation of the previously described feedback controller with FHE on an FPGA. Chapter 5 will describe the research setup followed by the results. Chapter 6 concludes the thesis and will give recommendations for further research.

## Introduction to homomorphic encryption

To explain one of the main the contribution of thesis, it is important to cover the background of encryption itself as well as the encryption scheme used for implementation. Section 2.1 will introduce and explain the seminal Diffie-Hellman encryption scheme. Next section 2.2 discusses two categories that most encryption schemes fall into. Section 2.3 covers lattice problems and homomorphic encryption in more detail. Section 2.4 describes the LWE problem [40]. Section 2.5 discusses the Gentry encryption scheme, which is the encryption scheme that will be adapted and implemented for this thesis. Finally section 2.6 introduces the fixed point numbering system that can represent fractions and negative numbers, which is compatible with HME.

#### 2.1. Diffie-Hellman: The introduction of modern cryptography

Cryptography has been a topic of research for thousands of years if not more. The earliest recorded use cryptography is by Egyptians 4000 years ago [39]. Encryption schemes from the past generally worked by changing the meaning of letters, by changing the meaning of letters used or by changing letters with other symbols. These methods were inventive, but flawed. The meaning of letters still leaves a pattern of words with fixed lengths and there are only so many ways letters can be swapped around, meaning cracking such a code by hand is still feasible. The advent of computer communication in the modern day changed this entirely however.

When using computers, transmission of information is many orders of magnitudes faster than sending a message on paper or via telephone.

This means that encryption can be more complex and secure, whilst still appearing instantaneous to its users. Computers work with binary code and as such a message is first converted to binary according to a preconceived standard and then encoded. All semblance of "human" structure (i.e. words and sentences) becomes unrecognisable. This makes it impossible to crack such encryption schemes by hand.

The first practical encryption scheme to do this was posed in "New Directions in Cryptography" and is called a Diffe-Hellman key exchange [18]. This work would become incredibly influential in the world of computer science, marking the beginning of modern cryptography. Almost any work in the field references this work and takes inspiration from it. Diffe-Hellman utilises the fact that given the right mathematical obfuscation, it would take a rogue agent (a party not privy to the message) with a conventional computer an infeasible amount of time to decode the message. Al the while, the two parties that have exchanged keys can decode the messages very easily. As there is no semblance of structure in the messages sent, there is no clever way to decode the messages and thus a rogue agent would be forced to decode through brute force. Hence it is possible to quantify the security of the method as the amount of mathematical operations needed to decode a message through brute force.

To explain the Diffe-Hellman key exchange, the concept of private keys and a public key must be introduced. The private key is a set of two numbers and is publicly agreed upon. Each party has their own private key, that they generate themselves and keep secret. The actual key exchange can be divided into 3 steps. Figure 2.1.1a shows a diagram of two computers, *A* and *B*, that wish to communicate through a public network, but computer *C* is secretly listening in and would like to know what *A* and *B* are talking about.

- Figure 2.1.1b: Computer *A* and *B* agree on a value *g* and *p*. *p* is a random prime number and *g* some integer smaller than *p*.
- Figure 2.1.1c: Computer *A* and *B* generate private keys *a* and *b* respectively. *a* and *b* are chosen at random, but smaller than *p*. Computer *A* sends  $(g^a \mod p)$  to computer *B* and computer *B* sends  $(g^b \mod p)$  to computer *A*.
- Figure 2.1.1d: Now both computer *A* and *B* can calculate  $g^{a \cdot b} \mod p$ , using their private keys. They can do this due to the following mathematical property:  $(g^b \mod p)^a = (g^a \mod p)^b = g^{a \cdot b} \mod p$ . Now computer *A* can send a message *m* using the shared key  $g^{a \cdot b} \mod p$  to encode the message.  $\tilde{m}$  denotes the encoded message. Computer *B* has the shared key and can reverse the encoding. Computer *C* however, does not know what the *a* or *b* is and cannot generate  $g^{a \cdot b} \mod p$  and thus cannot read the message.

The encoding process is usually very simple. Take for example XOR-encoding. If the shared key  $g^{a \cdot b} \mod p$  would be the 4-bit long code  $s = \{1, 0, 1, 0\}$  in binary and the message to be encoded  $\{1, 0, 1, 1, 0, 0, 1, 0\}$ , then the encoded message would be the result of the **XOR** (exclusive or) operation on each section of 4 bits of the message and the key as follows:

*m* is split up into  $m = \{m_1, m_2\}$ , each 4-bits long

$$m_1 = \{1, 0, 1, 1\}$$
  

$$m_2 = \{0, 0, 1, 0\}$$
  

$$\tilde{m}_1 = \mathbf{XOR}(m_1, s) = \mathbf{XOR}(\{1, 0, 1, 1\}, \{1, 0, 1, 0\}) = \{0, 0, 0, 1\}$$
  

$$\tilde{m}_2 = \mathbf{XOR}(m_2, s) = \mathbf{XOR}(\{0, 0, 1, 0\}, \{1, 0, 1, 0\}) = \{1, 0, 0, 0\}$$
  

$$\tilde{m} = \{m_1, m_2\} = \{0, 0, 0, 1, 1, 0, 0, 0\}$$

This can be reversed with the same process:

 $m = \{ \mathbf{XOR}(\tilde{m}_1, s), \mathbf{XOR}(\tilde{m}_2, s) \}$ 



(a) Computer *A* and *B* want to communicate securely, computer *C* is able to intercept all the data *A* and *B* send to one another.



(c) Computer *A* and *B* can now send each other their private key mixed with the public key.

(b) Computer A and B agree on values for g and p



(d) Now computer *A* sends *B* a message encoded with the shared key. Computer *C* has all the information that *A* sends *B* have shared, but not their private keys and is unable to read the message.

Figure 2.1.1: This series of diagrams is a visualisation how the Diffie-Hellman key exchange is performed and subsequently used to send a message

Unfortunately the Diffe-Helman scheme is flawed. The scheme is sensitive to so called man in the middle attacks. The algorithm does not specify that any authentication needs to take place. Computer *C* could act like they are computer *A* or *B* and gather more information on the private keys by intercepting the key exchange and mixing in their own private key. There are ways to protect against these attacks by implementing authentication. Luckily there are other trapdoor function based schemes that use the same concept, but different trapdoor function. These alternatives are not at risk of a man in the middle attack. One of the most important (if not the most important) variation is so called Elliptic-curve cryptography. It is a kind of encryption that utilises a series of function evaluations on the curve  $y^2 = x^3 + ax + b$  with a special rule of succession to generate keys [54].

These schemes are much more efficient, in the sense that it takes smaller keys than other schemes to reach the same security (i.e. it is much harder to guess private keys from the information that needs to be shared). This means that information can be shared at the same level of security, whilst encoding takes less time (due to the smaller key size). 384-bit Eliptic curve cryptography is actually the cryptography the American National Security Agency, NSA, has used for transmitting top secret information [36] (however, they are likely going to switch to a cryptographic scheme that is also safe against quantum computing [37]).

#### 2.2. Symmetric-key and public-key encryption

Diffie-Hellman requires both sender and recipient to generate a private key and share it with one another, this means that Diffie-Hellman is called **symmetric-key encryption**. In the case of symmetric-key-encryption, the public key is used to safely generate a shared key. There are schemes very similar to Diffie-Hellman, but where the public and private keys play a different role. Schemes that do not cooperation from other computers to generate keys.

These schemes are called **public-key encryption** schemes, which allow for encryption with only the public key. This means anyone can send an encrypted message to someone who makes their public key available. This decreases the amount of data that needs to be shared to share messages and eliminates the threat of man in the middle attacks. One of the most (probably the most) influential public key encryption schemes is the RSA [41]. RSA is mentioned in many papers regarding cryptography ([38, 49, 53, 54] to name a few). Currently, public-key encryption schemes rely on a mechanism where a private key is generated after which the public key is generated from the private key through a trapdoor function. This means that a public-key encryption scheme could be cracked by recovering the private key from the public key. Most public key encryption schemes that derive their security from difficulty of computing discrete logarithms over finite fields rely on the same mechanism as that of the RSA scheme. Generating a public-private key pair according to the RSA scheme requires the selection of two large prime numbers, which together form the private key. The result of the multiplication of these two prime numbers is then the public key. The public key is a factor of two primes. The process of recovering the two primes from such a number is called prime factorisation. If the primes are large enough, this process would take years if not decades to compute on conventional computers. According to the authors of Comparing the Difficulty of Factorization and Discrete Logarithm: a 240-digit Experiment [3], it would take a 1000 core-years worth of computation to crack 240-bit RSA which is a common key size. It would take an computer with an 8-core cpu (the same as used in [3]) roughly 250 years to crack the scheme. One of the concerns with classical encryption schemes is that the introduction of quantum computers might pose a significant security threat. This is with good reason as in 1994 P.W. Shor [43] proposed a quantum algorithm that could be used to efficiently crack RSA and in 2019 Craig Gidney and Martin Ekerå presented their implementation of the algorithm [23]. Having run simulations of quantum computing, they estimate that it would take 8 hours to break 2048-bit RSA (2048 bit refers to the key size and is a widely used standard). The work is based on current knowledge of quantum computers with the assumption that it would be possible to construct a system consisting of 20 million qubits. The issue with that assumption is that one of the major issues with quantum computers is noise. The noise scales with the amount of qubits in a system. In the paper they simulate noise and implement appropriate error correction. Unfortunately, the largest quantum computer that is available right now only contains 65 qubits. It is not known yet if it is possible to construct a quantum computer with millions of qubits and so many are still sceptical of whether quantum computing is actually viable. IBM does promise to produce a quantum computer with 1000-qubits by the year 2023 [12].

#### 2.3. Homomorphic encryption

After the introduction of the RSA scheme, researchers found that the scheme had a so called homomorphic property. When data is encrypted, this is called a cipher. For ease of legibility let  $C = \mathbf{E}(\alpha)$  be the encryption of some unsigned integer  $\alpha$  to produce a cipher *C*. Given two values  $\alpha$  and  $\beta$ , encrypted using RSA, it is possible to use the two ciphers to generate a third which is the encrypted value of the multiplication the original two values:

$$\alpha, \beta \in \mathbb{Z}$$
  

$$\mathbf{E}(\alpha) \odot \mathbf{E}(\beta) = \mathbf{E}(\alpha \cdot \beta)$$
(2.3.1)

 $\odot$  denotes homomorphic multiplication. These operations can be performed without decryption at any stage. This is called a homomorphic property, an operation on ciphers which is the equivalence of some mathematical operation on the underlying numbers. In the case of the RSA scheme, this was a flaw, as it was an unintended property which might pose a security risk [2]. However researchers realised that homomorphisms could be useful for applications such as electronic vote counting [1] and dubbed in homomorphic encryption. Homomorphism refers to the homomorphic operations that such a scheme allows for. The two most important operations are homomorphic addition and multiplication. The homomorphic operations are operations that hold for encrypted values. As discussed earlier, homomorphic encryption is an incredibly useful type of encryption to feedback control, as it allows for the encryption of all the sensor data and control signals and its all around holistic approach to ensuring security. As discussed earlier in the introduction (section 1.1), besides using discrete logarithms problems as trapdoor functions (such as demonstrated in section 2.1), lattice problems too, can be used to construct fully homomorphic encryption schemes. A lattice is defined as follows: given a basis  $\mathscr{B} \in \mathbb{R}^{n \times n}$  for some dimension  $n \in \mathbb{N}$ , a lattice constructed with  $\mathscr{B}$  yields  $\mathscr{L}(\mathscr{B}) = \mathscr{B}\mathbb{Z}^n$ . In other words, a lattice is a type of grid (see figure 2.3.1). A lattice is the collection of all integer linear combinations of a given basis (see figure 2.3.1b)



(a) Basis in red

Figure 2.3.1: Visual representation of a lattice in 2D

(b) The set of all integer multiples of the basis vectors form a lattice

With such a lattice, it is possible to encrypt a number by constructing a lattice problem, the solution of which is the value that one wants to encrypt. Take for instance the lattice problem that Miklós Ajtai has used in his paper, the shortest vector problem, SVP [51].

Given a basis  $\mathscr{B} \in \mathbb{Z}^{n \times n}$ , find  $u \in \mathscr{L}(\mathscr{B}) \setminus \{0\}$  s.t.  $||u|| = \lambda_1$ . The goal is to find the find the smallest integer linear combination of a given bases. Or in other words, what is the lattice point that is closest to the origin (not including lattice point in the origin itself), find these lattice for every dimension of the lattice. Figure 2.3.2a shows a graphical representation of the problem. It is possible to find the graphically by drawing the lattice. It is however tricky to draw the lattice, because it requires drawing a random selection of lattice points, because the basis vectors are quite a bit longer than the lattice point that is closest. Although there are many situations with trivial solutions, when a basis is generated randomly it leads to cases that are non trivial. There is currently no efficient way of solving SVP problems efficiently



(a) Example of the SVP problem

(b) Example of a 3D-Lattice

Figure 2.3.2

Of course a two dimensional version of a lattice problem would be too easy to solve for a computer, since it could find a solution through brute force. Luckily all lattice problems can be extended to any dimension, generating higher dimensional lattice problems leads to better security (see figure 2.3.2b). Some encryption schemes would be proposed that used lattice problems, however they did not catch on. In 2009 however, Craig Gentry proposed an encryption scheme in his thesis [21] and subsequent paper *Homomorphic Encryption from Learning with Errors: Conceptually-Simpler, Asymptotically-Faster, Attribute-Based* [22], which inspired a wide range of works and implementations [7, 10, 25–27, 35].

#### 2.4. Learning with errors

The Learning With Errors problem is a generalisation of another lattice based problem, the Learning From Parity With Error problem, LPWE[40]. LPWE is defined as follows:

To generate an LPWE problem, randomly sample a set of vectors  $a_1, a_2, \dots \in \mathbb{Z}_2^n$ .  $\mathbb{Z}_2^n$  denotes a vector of dimension *n*, with modulus 2 (i.e. all entries are either 0 or 1). Next, randomly generate a vector  $s \in \mathbb{Z}_2^n$ . Let  $\langle \cdot, \cdot \rangle$  be the inner product of two vectors. Set values  $b_i$  are set to equal  $\langle s, a_i \rangle$  with probability  $1 - \epsilon$ . In other words, the chance of  $\langle s, a_i \rangle$  being equal to  $b_i \mod 2$  is  $1 - \epsilon$ . Now discard *s*. The goal is to find a vector such that:

$$\langle s, a_1 \rangle \approx_{\epsilon} b_1 \pmod{2}$$

$$\langle s, a_2 \rangle \approx_{\epsilon} b_2 \pmod{2}$$

$$\langle s, a_3 \rangle \approx_{\epsilon} b_3 \pmod{2}$$

$$\vdots$$

$$(2.4.1)$$

$$\langle s, a_n \rangle \approx_{\epsilon} b_n \pmod{2}$$

Learning With Errors, LWE, is a natural extension of LPWE where  $a_i, b_i \in \mathbb{Z}_q^n$ ,  $s \in \mathbb{Z}_q^n$  and  $q \in \mathbb{N}$ . In other words, all vectors can contain integer values up to and including q - 1. find a vector *s* such that [40]:

$$\langle s, a_1 \rangle \approx_{\chi} b_1 \pmod{q} \langle s, a_2 \rangle \approx_{\chi} b_2 \pmod{q} \langle s, a_3 \rangle \approx_{\chi} b_3 \pmod{q}$$

$$\vdots$$

$$\langle s, a_n \rangle \approx_{\chi} b_n \pmod{q}$$

$$(2.4.2)$$

where values  $b_i = \langle s, a_i \rangle + e_i$  and  $e_1$  is sampled from the  $\chi$  distribution. The  $\chi$  distribution is defined as  $\chi : \mathbb{Z}_q \to \mathbb{R}^+$ , the mapping of the  $\Psi_\alpha$  distribution onto  $\mathbb{Z}_q^n$ .  $\alpha$  and  $\Psi_\alpha$  are defined as:

$$\alpha \in (0, 1) \text{ s.t.} \alpha \le \sqrt{\log n}$$
  
$$\forall r[0, 1), \Psi_{\alpha}(r) = \sum_{k=-\infty}^{\infty} \frac{1}{\alpha} \cdot \exp\left(-\pi \left(\frac{r-k}{\alpha}\right)^{2}\right)$$
(2.4.3)

There are many ways of generating  $\alpha$ . The way the author of [40] calculates  $\alpha$  is through:

$$\alpha = \frac{1}{\sqrt{n} \cdot \ln n^2} \tag{2.4.4}$$

Next,  $\Psi_{\alpha}$  is mapped to  $\mathbb{Z}_p$  as:

$$\chi(i) = \int_{(i-\frac{1}{2})/p}^{(i+\frac{1}{2})/p} \Psi_{\alpha}(r) dr$$
(2.4.5)

To sample the  $\chi$  distribution, one can sample a normal distribution  $x \leftarrow \mathcal{N}(0, \frac{\alpha}{\sqrt{2\pi}})$ , reducing the result mod 1, multiply it by modulo q and finally round the result (the derivation can be found in [40]). The mathematical discription of the sampling procedure is as follows:

$$x \leftarrow \mathcal{N}(0, \frac{\alpha}{\sqrt{2\pi}})$$

$$e = \left[q \cdot (x \mod 1)\right]$$
(2.4.6)

With equality  $b_i = \langle s, a_i \rangle + e_i$ , there is now a chance of  $\chi(0)$  of  $b_i = \langle s, a_i \rangle$  being correct.

#### 2.5. Gentry's FHE scheme

This section will formally introduce Gentry's encryption scheme [22]. Section 2.5.1 introduces functions that are necessary to construct the scheme, followed by section 2.5.2 and 2.5.3 detailing how scheme functions. Finally section 2.5.4 discusses the homomorphic properties and details how the error injection inherent to the scheme limits multiplicative depth.

#### 2.5.1. Gentry functions

Gentry's encryption scheme [22] requires the manipulation of individual bits that make up integers. This manipulation only applies to positive integers and will generally regard numbers contained in some multiplicative group. For some number  $a \in \mathbb{Z}_q$  for some  $q \in \mathbb{N}$ , then  $a^{[i]}$  denotes the *i*-th bit in the binary representation of number *a*. The convention that will be adhered to in this thesis is to let the 0th bit be the least significant bit.  $\ell$  denotes the maximum amount of bits that are represented. Using this, in his paper [22], Gentry introduces four functions that are used to describe and prove the functionality of his Encryption scheme. The functions are defined as follows:

$$a \in \mathbb{Z}_q^n, \ a = [a_0, a_1, \cdots, a_{n-1}]$$

<b>BitDecomp</b> ( <i>a</i> )	$= \left[a_0^{[0]}, a_0^{[1]}, \dots, a_0^{[\ell-1]}, a_1^{[0]}, a_1^{[1]}, \dots, a_1^{[\ell-1]}, \dots, a_{n-1}^{[0]}, a_{n-1}^{[1]}, \dots, a_{n-1}^{[\ell-1]}\right] = b$
<b>BitDecomp</b> <sup>-1</sup> ( <i>b</i> )	$= \left[a_0^{[0]} + 2 \cdot a_0^{[1]} + \dots + 2^{\ell-1} \cdot a_0^{[\ell-1]}, \dots, a_{n-1}^{[0]} + 2 \cdot a_{n-1}^{[1]} + \dots + 2^{\ell-1} \cdot a_{n-1}^{[\ell-1]}\right] = a$
Flatten(b)	= <b>BitDecomp</b> ( <b>BitDecomp</b> <sup><math>-1</math></sup> ( <i>b</i> ))
<b>Powersof2</b> <sup><math>-1</math></sup> ( <i>a</i> )	$= \left[a_0, 2 \cdot a_0, \dots, 2^{\ell-1} \cdot a_0, \dots, a_{n-1}, 2 \cdot a_{n-1}, \dots, 2^{n-1} \cdot a_{n-1}\right]$
	(2.5.1

Note: given  $a = BitDecomp^{-1}(BitDecomp(a))$  functions as the identity if the input *a* is smaller than *q*, however the opposite order is not the identity  $a \neq BitDecomp(BitDecomp^{-1}(a))$ .

Every function also applies to matrices, where the operations as described in (2.5.1) are performed per row. In Gentry's encryption scheme [22] plain text messages are stored as the solution to LWE problems. These LWE problems are represented by matrices. The functions mentioned above are utilised to construct the encryption scheme. Gentry points out the following properties of the previously introduced functions:

$$\langle \mathbf{BitDecomp}(a), \mathbf{Powersof2}(b) \rangle = \langle a, b \rangle$$
 (2.5.2)

$$\langle a', \mathbf{Powersof2}(b) \rangle = \langle \mathbf{BitDecomp}^{-1}(a'), b \rangle = \langle \mathbf{Flatten}(a'), \mathbf{Powersof2}(b) \rangle$$
 (2.5.3)

#### 2.5.2. Encryption

In Gentry's encryption scheme, the LWE problem is formulated as a matrix vector problem. Vector *s* from equation 2.4.2 is renamed to *t* and vectors  $a_i$  from equation 2.4.2 are stored as a matrix that represents a

basis *B* (*a<sub>i</sub>* form the span of *B*):

$$t \in \mathbf{Z}^{n}, B \in \mathbf{Z}^{m \times n}, e \in \chi_{q}^{m}$$

$$b = B \cdot t + e$$
(2.5.4)

m and n positive integers that represent dimensions which influence security. The larger m and n are, the more equations have to be solved to find s. The public key is constructed from vector b and matrix B as:

$$A = [b, B] \tag{2.5.5}$$

It is possible to recover error vector *e* through:

$$A \cdot [1, -t^{\top}]^{\top} = [b, B] \cdot [1, -t^{\top}]^{\top} = b - B \cdot t = B \cdot t + e - B \cdot t = e$$
(2.5.6)

This property is what Gentry uses to encrypt messages. Take some value for n and set m = n + 1, let C be:

$$C = I_{n+1} \cdot \mu + A \tag{2.5.7}$$

where  $\mu$  is some number we would like to encrypt and  $I_{n+1}$  is an identity matrix of size  $(n+1) \times (n+1)$ . Matrix *C* has the following property, let  $s = [1, -t^{\top}]^{\top}$ , then:

$$C \cdot s = (I_{n+1} \cdot \mu + A) \cdot s = s \cdot \mu + A \cdot [1, -t^{\top}]^{\top} = s \cdot \mu + e$$
(2.5.8)

This is relationship is almost suitable as an encryption scheme, because *e* can be chosen such that it is large enough to make it computationally hard to recover secret key *t* from *A*, but small enough such that  $\mu$  can be recovered from *C*. The actual way that numbers are encrypted in Gentry's scheme is as follows:

$$C = \mathbf{Flatten}(I_N \cdot \mu + \mathbf{BitDecomp}(R \cdot A))$$
(2.5.9)

Randomly sample a uniform matrix  $R \in \{0, 1\}^{N \times m}$  to ensure that each message is unique, otherwise anyone who knows the public key could decrypt encrypted message. The Cipher becomes a matrix of size  $N \times N$ , where  $N = (n + 1) \cdot \ell$ . Gentry has introduced the **Flattening** function to constrain the size of ciphers, which is more efficient than the method used in previous work called relinearisation [5]. Using the relationships from equations 2.5.2 and 2.5.3, the following demonstrates that message  $\mu$  can still be recovered:

$$C \cdot \mathbf{Powersof2}(s) = \mathbf{Flatten}(I_N \cdot \mu + \mathbf{BitDecomp}(R \cdot A)) \cdot \mathbf{Powersof2}(s) =$$

$$I_N \cdot \mu \cdot \mathbf{Powersof2}(s) + \mathbf{BitDecomp}(R \cdot A) \cdot \mathbf{Powersof2}(s) =$$

$$I_N \cdot \mu \cdot \mathbf{Powersof2}(s) + R \cdot A \cdot s =$$

$$I_N \cdot \mu \cdot \mathbf{Powersof2}(s) + R \cdot e$$
(2.5.10)

#### 2.5.3. Scheme summary

To summarise the Gentry encryption scheme [22], the encryption scheme can be divided into three algorithms. An algorithm for key generation, encryption and decryption.

Algo	rithm 1 Public and private key generation for the Gentry	scheme
1: p	procedure KeyGen	
2:	draw a random column vector $t \in \mathbb{Z}_q^n$	
3:	calculate $s = \begin{bmatrix} 1, -t^{\top} \end{bmatrix}^{\top}$	
4:	calculate $v = Powersof2(s)$	$\triangleright$ Vector v is the private key
5:	draw a random matrix $B \in \mathbb{Z}_{q}^{m \times n}$	
6:	draw a row vector $e$ of $m$ entries from the $\chi$ distribution	n
7:	calculate $b = B \cdot t + e$	
8:	calculate $A = [b, B]$	▷ Matrix A is the public key
9:	return A, v	
10: <b>e</b>	end procedure	

Algorithm 2 Message encryption with the Gentry scheme

1: **procedure** Enc( $\mu$ , A) 2:

- draw a random matrix  $R \in \{0, 1\}^{N \times m}$
- calculate cipher matrix C =**Flatten** $(\mu \cdot I_N +$ **BitDecomp** $(R \cdot A))$ 3:
- 4: discard R
- return C 5:
- 6: end procedure

Algorithm 3 Cipher decryption Gentry scheme

```
1: procedure MPDec(C, A)
                                                                         \triangleright Note that according to equation 2.5.10, \eta = C \cdot v = \mu \cdot v + R \cdot e
          calculate \eta = C \cdot v
 2:
          set \bar{\mu} = 0
 3:
          for i \leftarrow 0 to \ell - 1 do
 4:
 5:
                check = \eta_{\ell-i-1} - shift\_left(\mu, \ell - i - 1)
               if \operatorname{check}^{\ell-1} \wedge \operatorname{check}^{\ell-2} = 1 then
 6:
                    \bar{\mu}^i \leftarrow 1
 7:
               end if
 8:
          end for
 9:
10:
          set \mu \leftarrow \overline{\mu}
11:
          return \mu
12: end procedure
```

Algorithm 3 is called MPDec as it was proposed by Micciancio and Peikert [32], which works for messages  $\mu \in \mathbb{Z}_q$ . Previous algorithms only allowed for the recovery of messages the size of a single bit.

#### 2.5.4. Homomorphic properties

Gentry has pointed out 4 homomorphic properties. The homomorphic properties relevant to this thesis are the following three:

• **MultConst**(*C*, *α*) Given a cipher *C* = **Enc**( $\mu$ ) and a number  $\alpha$ , where  $\mu, \alpha \in \mathbb{Z}_q$ , then

$$\mathbf{MPDec}(\mathbf{MultConst}(C, \alpha)) = \mu \cdot \alpha + \mathbf{R} \cdot \mathbf{e}^{\mathbf{r} \cdot \mathbf{0}}$$
(2.5.11)

To perform the **MultConst**( $C, \alpha$ ) operation, set  $M_{\alpha} =$ **Flatten**( $I \cdot \alpha$ ), then **MultConst**( $C, \alpha$ ) = **Flatten**( $M_{\alpha} \cdot C$ ). This relationship can be confirmed as follows:

 $MultConst(C, \alpha) = Flatten(M_{\alpha} \cdot C) = Flatten(Flatten(I \cdot \alpha) \cdot Flatten(I \cdot \mu + BitDecomp(R \cdot A))) =$ **Flatten** $(I \cdot \mu \cdot \alpha + M_{\alpha} \cdot \textbf{BitDecomp}(R \cdot A)) \cdot v = \alpha \cdot \mu \cdot v + M_{\alpha} \cdot R \cdot e$ 

Note that the error increases by at most  $N \cdot m$ . Both matrices  $M_{\alpha}$  and R contain only binary elements and  $M_{\alpha} \cdot R \in \mathbb{Z}_{N}^{(n+1) \times m}$ , therefore *e* is at most scaled by *N* times by *m* elements.

•  $Add(C_1, C_2)$ 

Given two ciphers  $C_1, C_2$  corresponding to the encryption of  $\mu_1$  and  $\mu_2$  respectively where  $\mu_1, \mu_2 \in \mathbb{Z}_q$ , if  $Add(C_1, C_2) = Flatten(C_1 + C_2)$ , then MPDec(Add( $C_1, C_2$ )) =  $\mu_1 + \mu_2$ . Gentry states that this relationship is obvious, but for the sake of completeness, the following proves the relationship:

 $Add(C_1, C_2) = Flatten(C_1 + C_2) =$ **Flatten**(**Flatten**( $I \cdot \mu_1$  + **BitDecomp**( $R_1 \cdot A$ )) + **Flatten**( $I \cdot \mu_2$  + **BitDecomp**( $R_2 \cdot A$ ))) = **Flatten**( $I \cdot (\mu_1 + \mu_2)$  + **BitDecomp**( $R_1 \cdot A$ ) + **BitDecomp**( $R_2 \cdot A$ )) = **Flatten**( $I \cdot (\mu_1 + \mu_2) +$ **BitDecomp**( $R_3 \cdot A$ )) **Flatten**( $I \cdot (\mu_1 + \mu_2)$  + **BitDecomp**( $R_3 \cdot A$ ))  $\cdot v = (\mu_1 + \mu_2) \cdot v + R_3 \cdot e$ 

 $R_3 \in \mathbb{Z}_2^{N \times m}$  is equivalent to the addition of matrices  $R_1$  and  $R_2$  after flattening. When performing homomorphic addition, the error does not grow.

• **Mult**(*C*<sub>1</sub>, *C*<sub>2</sub>)

Given two ciphers  $C_1$ ,  $C_2$  corresponding to the encryption of  $\mu_1$  and  $\mu_2$  respectively where  $\mu_1, \mu_2 \in \mathbb{Z}_q$ , take **Mult**( $C_1, C_2$ ) = **Flatten**( $C_1 \cdot C_2$ ), then **MPDec**(**Mult**( $C_1, C_2$ )) =  $\mu_1 \cdot \mu_2$ . This relationship can be proven through:

 $\mathbf{Mult}(C_1, C_2) \cdot v = \mathbf{Flatten}(C_1 \cdot C_2) \cdot v = C_1 \cdot C_2 \cdot v = C_1 \cdot (\mu_2 \cdot v + R_2 \cdot e) = C_1 \cdot \mu_2 \cdot v + C_1 \cdot R_2 \cdot e = \mu_2 \cdot (C_1 \cdot v) + C_1 \cdot R_2 \cdot e = \mu_2 \cdot (\mu_1 \cdot v + R_1 \cdot e) + C_1 \cdot R_2 \cdot e = \mu_1 \cdot \mu_2 \cdot v + \mu_2 \cdot R_1 \cdot e + C_1 \cdot R_2 \cdot e$ 

Though matrix multiplication is not commutative, homomorphic multiplication is commutative with respect to decryption  $(C_1 \cdot C_2 \neq C_2 \cdot C_1)$ , but **MPDec(Mult** $(C_1, C_2)$ ) = **Mult** $(C_2, C_1)$  if the error vector remains small). Observe that the error of this operation scales with both *N* as well as the size of  $\mu_2$  (or  $\mu_1$  depending on the order of the matrix multiplication of  $C_1$  and  $C_2$ ). This means that with successive multiplications, the error will grow exponentially. This property is defined as multiplicative depth which limits the scheme and requires a solution or workaround. The solution to address multiplicative depth selected in this thesis will be discussed in section 4.2.

#### 2.5.5. Security

Gentry's encryption scheme derives it security from the computational complexity of the LWE problem. Hence security of the Gentry scheme follows from an implicit lemma from the paper by Odded Regev which introduces the LWE problem *On Lattices, Learning with Errors, Random Linear Codes, and Cryptography* [40]:

**Lemma 1.** Let params =  $(n, q, \chi, m)$  be such that the  $LWE_{n,q,\chi}$  hardness assumption holds [40]. Then, for  $m = O(n \log q)$  and A, R as generated according to algorithms 1 and 2, the joint distribution  $(A, R \cdot A)$  is computationally indistinguishable from uniform over  $\mathbb{Z}_q^{m \times (n+1)} \times \mathbb{Z}_q^{N \times (n+1)}$ 

Odded Regev clarifies that the condition  $m > 2n \log q$  is sufficient to ensure security [40].

#### 2.6. Numbering system

Currently, it is only possible to store unsigned integers using current homomorphic encryption schemes. It is possible to store numbers in floating point format, but doing so would require the implementation of some logic scheme to perform necessary steps such re-normalisation [34]. Luckily, there is *Q*-notation, also known as fixed point representation. With this format it is possible to store negative numbers and fractions. The notation consists of two components, 2's complement and fractional bit representation.

#### 2.6.1. Binary addition and multiplication

Modern computation is currently dominated by digital computation which utilises binary representation of numbers and states. The standard way of representing numbers in binary is called 1-complement (pronounced one's-complement). 1-complement is easy to understand as counting works much the same as in base-10. Addition and multiplication are also easy to perform. Addition of two numbers *x* and *y* can be performed by counting up from *x* up to each 1 digit in *y* (see table 2.6.1a). Multiplication is slightly more involved. Multiplication is performed through the following procedure: take the first digit in *y*, if it is 1, then add *x* to the result. For the next digit in *y* add  $x \cdot 2$ , then  $x \cdot 2^2$ ,  $x \cdot 2^3$  and so forth (see table 2.6.1b). Computers are limited to a fixed number of digits that can be represented. If the result of an addition or multiplication consists of more digits than a computer can represent, this is called overflow (see figure2.6.1c). Sections of binary that exceed the computers capacity, these are usually discarded and ignored (though most computers are able to detect if overflow occurs).

	0101	1100
	$0011 \times$	0100+
0011	0101	1000
0010 +	1010 +	1000+
0101	1111	10000
(a) Addition: 3+2	(b) Multiplication $5 \times 3$	(c) 12+4 causing Overflow

Table 2.6.1: Binary addition and multiplication

#### 2.6.2. Negative numbers

When introducing negative numbers, 1-complement alone is not enough to perform all operations we might want to carry out. Of course, on paper we can simply use negative sign notation we would with decimal. The goal is to run these calculations on a computer and a computer is not as flexible as the human mind. We could simply add an extra bit to indicate sign and change the way addition is performed. However, there is a smarter solution to this.

Another way of representing binary numbers is using so called 2-complement (pronounced Two's complement). The most significant bit of a number is reserved for sign. When the sign bit is zero, the other bits represent positive numbers the same as in 1-complement. When the sign bit is 1, the other bits represent  $2^{\ell} - |x|$ , where  $\ell$  is the number of bits reserved to represent decimal number *x* (see table 2.6.2).

2	-con	decimal			
0	1	1	1	1	= 15
0	0	0	1	0	= 2
0	0	0	0	1	= 1
0	0	0	0	0	= 0
1	1	1	1	1	= -1
1	1	1	1	0	= -2
1	0	0	0	0	= -16

Table 2.6.2: Two's complement for numbers stored in 5-bit large container

This way of representing numbers has the benefit that addition and multiplication logic used for 1-complement can be used for both positive and negative numbers and any combination (see 2.6.3). Bits that carry out side of the container are simply ignored, therefore the overflow condition is now slightly different. Overflow is now when an illegal sign change occurs (see table 2.6.3c). In other words the following must hold:

- negative + negative = negative
- positive + positive = positive

Otherwise overflow has occurred.

: -3+4	(b) Multiplication $-2 \times -2$	(c) 7+2 causing Overflow
0001	0100	1001
0100 +	1110 ×	0010+
1101	1110	0111

Table 2.6.3: Binary addition and multiplication

#### 2.6.3. Q-notation

(a) Addition

Lastly, we can adapt the representation even further to represent fixed precision fractions. Define  $\ell$  the total length of a binary number, *m* the amount of bits designated to represent the integer portion of a number and *n* the fractional portion of a number. Then we know  $\ell = m + n + 1$ . A fraction is the result of a division of two integers, which extends to binary. The most common format to store binary fractions is by using *Q*-notation, which relates to base-10 through the relation:

$$d = -b_{\ell} 2^{\ell - n - 1} + \sum_{i=1}^{\ell - 1} 2^{i - n - 1} b_i$$

where *d* is a decimal number, *b* binary and  $b_i$  refers to the *i* – th digit in *b* ordered from least to most significant. This notation is also called the *Q*-notation (see table 2.6.4 for examples). Fixed point number representation will be denoted as Q(m, n), where *m* denotes the amount of integer bits and *n* denotes the amount of fractional bits.

Fractions in decimal can be converted to *Q*-notation by multiplying the number by  $2^n$  rounding it and converting the resulting number to 2-complement. These binary numbers can be converted back to base-10 by dividing the integer value by  $2^n$ .

A more intuitive interpretation of *Q*-notation is that where normally each bit represents a power of two, *Q*-notation extends to negative exponents. Equation 2.6.1 illustrates this with an example.

	Q-r	decimal			
0	1	1	1	1	$= \frac{15}{4}$
0	0	0	1	0	$= \frac{1}{2}$
0	0	0	0	1	$= \frac{1}{4}$
0	0	0	0	0	= 0
1	1	1	1	1	$= -\frac{1}{4}$
1	1	1	1	0	$= -\frac{1}{2}$
1	0	0	0	0	= -4

Table 2.6.4: *Q*-notation stored in 5-bit large container with m = 2

The useful property of *Q*-notation is that arithmetic is fully compatible with for 1-complement (aside from overflow handling of course).

#### 2.6.4. Fixed precision addition and multiplication

Adding two fixed precision values is similar to the addition of two 2's complement values, in fact, when two values with the same amount of fractional bits are added, the binary values can be added as two one's complement numbers. It is also possible to add two fractional numbers with different amounts of fractional bits, but this will not be elaborated on as it is not necessary in the context of this thesis.

When multiplying two fractions in decimal, the denominator grows. Something similar happens to fixed precision numbers. When multiplying two fixed precision numbers, the decimal point shifts by the number of fractional bits of each number combined. To demonstrate this property, take the following theorem:

**Theorem 2.** When multiplying two fixed precision numbers representing  $Q(m_1, n_1)$  and  $Q(m_2, n_2)$  where  $m_1 + n_1 = m_2 + n_2 = \ell$  (i.e.  $\ell$  is the register size), if the output register is the same size as the input registers and the operation does not cause overflow, the result represents  $Q(\ell - (n_1 + n_2), n_1 + n_2)$ .

*Proof.* Take two fixed point numbers,  $a_{fp} = a' \cdot 2^{-n_1}$  and  $b_{fp} = b' \cdot 2^{-n_2}$ , where  $a' = \lfloor a \cdot 2^{n_1} \rfloor$  and  $b' = \lfloor b \cdot 2^{n_2} \rfloor$ . If  $|a'| \cdot |b'| < 2^{\ell}$ , then the following will compute without overflow:

$$a_{\rm fp} \cdot b_{\rm fp} = a' \cdot 2^{-n_1} \cdot b' \cdot 2^{-n_1} = (a' \cdot b') \cdot 2^{-(n_1 + n_2)}$$
(2.6.2)

To ensure that a multiplication is performed successfully, ensure that for  $Q(m_1, n_1)$  and  $Q(m_2, n_2)$ ,  $n_1$  and  $n_2$  are chosen based on necessary precision. Set the integer portion to what is left of register size  $\ell$ , then  $m_1 = \ell - n_1$  and  $m_2 = \ell - n_2$ . So long as the integer portion of the result is smaller than  $2^{\ell - (n_1 + n_2)}$  an output of representation  $Q(\ell - (n_1 + n_2), n_1 + n_2) = Q(m_3, n_3)$  will always fit the output register.

Of course, after multiple computations, the size of the *Q*-notation will exceed available register size. In other words, overflow occurs. To prevent this from happening, numbers are right shifted to shift the decimal point to a desired position, which is called truncation. Unfortunately, this is not yet possible to do with encrypted numbers, thus alternate solutions are needed. The chosen solution will be discussed in section 4.7 and chapter 5 will elaborate with a numerical example.

## Gentry's Encryption scheme revisited

As it stands, the encryption using Gentry's scheme as well as the homomorphic operations are computationally expensive. Ciphers consist of binary elements. Hence when multiplying or adding two ciphers, such an operation consists of many bit-wise operations. A naive approach to an implementation leads to large inefficiencies. This chapter will introduce notation that improves legibility and simplifies manipulation of Gentry's encryption scheme. All functions are replaced with analytical equivalents utilising the new notation. These improvements lay bare avenues of potential simplification which will be followed to their natural conclusion in this chapter.

Section 3.1 starts off the chapter by introducing new notation and how it can be used to replace functions proposed by Gentry's with analytical equivalents. Section 3.2 introduces the concept of reduced ciphers and how they can be applied. Finally section 3.3 discusses the benefits of using reduced ciphers.

#### **3.1.** New notation

Legibility of the description and proofs that will follow in later sections can be significantly simplified by introducing the following notation: Take some positive integer *a*. The relationship between its binary representation and representation in decimal can be characterised through:

$$a = \sum_{i=0}^{\infty} 2^{i} a^{[i]}$$
(3.1.1)

In Gentry's scheme [22] cipher space has to be constrained and on top of that, using physical hardware means representation of integers will be limited in precision. Usually, this means that following mathematical operations, if the result exceeds the size which the available registers can represent, the bits that exceed this size, or overflow, are ignored. This behaviour will be made explicit through the following notation:

$$(a)^{\ell} = \sum_{i=0}^{\ell-1} 2^{i} a^{[i]}$$
(3.1.2)

This means that if  $a \le q$  where  $q = 2^{\ell} - 1$ , then  $(a)^{\ell} = a$ , if a > q, then  $(a)^{\ell} \ne a$ . This operation has a useful property, given two numbers  $a, b \in \mathbb{N}$ , then

$$(b+(a)^{\ell})^{\ell} = ((b)^{\ell}+(a)^{\ell})^{\ell} = ((b)^{\ell}+a)^{\ell} = (b+a)^{\ell}$$
(3.1.3)

Although this property is not used explicitly in Gentry's encryption scheme, it is integral to its functionality as many derived properties depend on this property.

To further improve legibility, for some positive integer  $a \in \mathbb{N}$ , let

$$[a]^{\ell} = \mathbf{BitDecomp}(a) \tag{3.1.4}$$

This notation makes the dependency on parameter  $\ell$  more explicit. Finally, note that given a vector, containing the  $\ell$  bits of some number *a*, number *a* can be recovered through:

**BitDecomp**<sup>-1</sup>([a]<sup>$$\ell$$</sup>) =  $\begin{bmatrix} a^{[0]}, a^{[1]}, a^{[2]}, \cdots, a^{[\ell-1]} \end{bmatrix} \begin{bmatrix} 1\\ 2\\ 4\\ \vdots\\ 2^{\ell-1} \end{bmatrix} = [a]^{\ell} \cdot g^{\top} = a$  (3.1.5)

Vector  $g = [1, 2, 4, \dots 2^{\ell-1}]$  is commonly called the gadget vector. The **BitDecomp**<sup>-1</sup> function can be generalised for matrices. Let  $\otimes$  be the Kronecker product, then:

$$A \in \mathbb{Z}_q^{n_1 \times n_2 \cdot \ell}$$
  
BitDecomp<sup>-1</sup>([A] <sup>$\ell$</sup> ) = [A] <sup>$\ell$</sup>   $\otimes$  g <sup>$\top$</sup>  = [A] <sup>$\ell$</sup>   $\cdot$  I<sub>n2</sub>  $\otimes$  g <sup>$\top$</sup>  = [A] <sup>$\ell$</sup>   $\cdot$  G<sub>n2</sub> (3.1.6)

where  $I_{n_2}$  is the identity matrix of size  $n_2 \times n_2$  and  $G_{n_2}$  is a matrix called the gadget matrix. This matrix will be used in presenting proofs, but will not actually be used in practical application.

Using the new notation and the gadget matrix, the functions proposed by Gentry can reconstructed:

**Definition 1.** For any matrix  $A \in \mathbb{Z}_a^{n_1 \times n_2}$ 

$$BitDecomp(A) = [A]^{\ell}$$
  

$$BitDecomp^{-1}([A]^{\ell}) = [A]^{\ell} \cdot G_{n_2} = A$$
  

$$Flatten(A) = [A \cdot G_{n_2}]^{\ell}$$
  

$$Powersof2^{-1}(A) = A \cdot G_{n_2}^{\top}$$
  
(3.1.7)

Note: recall that if any entries in A are larger than q-1, i.e.  $A \notin \mathbb{Z}_q^{n_1 \times n_2}$ , then  $[A]^{\ell} \cdot G_{n_2} \neq A$ .

With the newly introduced notation, the relationships from equations (2.5.2) and (2.5.3) can be rewritten. From the original description it is not immediately clear why these relationships hold. Utilising the new notation it can easily be confirmed algebraically:

$$\langle \mathbf{BitDecomp}(a), \mathbf{Powersof2}(b) \rangle = \langle [a]^{\ell}, b \cdot G^{\top} \rangle = [a]^{\ell} \cdot (b \cdot G^{\top})^{\top} = [a]^{\ell} \cdot G \cdot b^{\top} = a \cdot b^{\top} = \langle a, b \rangle$$
(3.1.8)

Note that the last step in the derivation only holds in case  $a \le q$ . If the size of *a* is unknown, the following relationship holds for any *a*:

$$\langle [a]^{\ell}, b \cdot G^{\top} \rangle = \langle (a)^{\ell}, b \rangle \tag{3.1.9}$$

Next, take  $\langle a', \mathbf{Powersof2}(b) \rangle$ . Substitute a' for  $[a]^{\ell}$  and rewrite the equation using the new notation, then the relationship from 2.5.3 follows naturally:

$$\langle a', \mathbf{Powersof2}(b) \rangle = \langle [a]^{\ell}, b \cdot G^{\top} \rangle = [a]^{\ell} \cdot G \cdot b^{\top} = \langle [a]^{\ell} \cdot G, b \rangle = \langle \mathbf{BitDecomp}(a'), b \rangle$$
(3.1.10)

$$\langle [a]^{\ell}, b \cdot G^{\top} \rangle = \langle [[a]^{\ell} \cdot G]^{\ell}, b \cdot G^{\top} \rangle = \langle \text{Flatten}(a'), \text{Powersof2}(b) \rangle$$
(3.1.11)

Next, we can rewrite the homomorphic properties using the new notation.

$$\mathbf{MultConst}(C, \alpha) = \mathbf{Flatten}(\mathbf{Flatten}(I \cdot \alpha) \cdot C) = \left[ \left[ \alpha \cdot I_N \cdot G_{n+1} \right]^{\ell} \cdot C \cdot G_{n+1} \right]^{\ell}$$
  

$$\mathbf{Add}(C_1, C_2) = \mathbf{Flatten}(C_1 + C_2) = \left[ (C_1 + C_2)G_{n+1} \right]^{\ell}$$
  

$$\mathbf{Mult}(C_1, C_2) = \mathbf{Flatten}(C_1 \cdot C_2) = \left[ (C_1 \cdot C_2)G_{n+1} \right]^{\ell}$$
  
(3.1.12)

#### 3.2. Reduced cipher

Having introduced the new notation, I now propose the so called Reduced cipher:

$$\tilde{C} \in \mathbb{Z}_q^{(n+1) \cdot \ell \times (n+1)}$$

$$\tilde{C} = C \cdot G$$
(3.2.1)

The reduced cipher removes many calculation steps and simplifies all aspects of Gentry's encryption scheme. Reduced ciphers largely reduces the computational complexity and memory footprint of encryption and all homomorphic operations. Note the pattern of how the message  $\mu$  is incorporated in a cipher:

$$C = \mathbf{Flatten}(I_N \cdot \mu + \mathbf{BitDecomp}(R \cdot A))$$

Before the **Flatten** function is applied, message  $\mu$  is added to the diagonal of matrix **BitDecomp**( $R \cdot A$ ). Matrix **BitDecomp**( $R \cdot A$ ) is already a matrix with values between 0 and 1. Large parts of the message is then discarded when **Flatten** is applied. This regularity can be exploited. Rewriting the generation of cipher *C* with the new notation yields:

$$C = [(I_N \cdot \mu + [R \cdot A]^{\ell}) \cdot G]^{\ell}$$

Note the following property that follows from the new notation:

**Lemma 3.** For any matrix  $\Lambda \in \mathbb{N}^{n_1 \times n_2}$ , we have  $[\Lambda]^{\ell} G_{n_2} = (\Lambda)^{\ell}$ .

*Proof.* First consider  $\alpha \in \mathbb{N}$ . for any  $\alpha$  it holds

$$(\alpha)^{\ell} = \sum_{i=0}^{\ell-1} 2^{i} \alpha^{[i]} = \left[ \alpha^{[0]}, \dots, \alpha^{[\ell-1]} \right] \cdot g = [\alpha]^{\ell} \cdot g.$$

Then apply this relation on each element of  $\Lambda$ , giving

$$(\Lambda)^{\ell} = [\Lambda]^{\ell} \cdot I_{n_2} \otimes g = [\Lambda]^{\ell} \cdot G_{n_2}$$

 _	-	-	

Using lemma 3, the generation of a reduced cipher can be performed as follows:

$$\tilde{C} = [(I_N \cdot \mu + [R \cdot A]^{\ell}) \cdot G]^{\ell} \cdot G =$$

$$((I_N \cdot \mu + [R \cdot A]^{\ell}) \cdot G)^{\ell} =$$

$$(G \cdot \mu + [R \cdot A]^{\ell} \cdot G)^{\ell} =$$

$$(G \cdot \mu + (R \cdot A)^{\ell})^{\ell} =$$

$$(G \cdot \mu + R \cdot A)^{\ell}$$

Furthermore, the gadget matrix *G* has a very simple structure and can be implemented without performing a matrix multiplication. Take some matrix  $\Lambda \in \mathbb{Z}_2^{N \times N}$  and some number  $\alpha$ , then let  $\gamma(\alpha, \Lambda)$  be:

$$\Gamma = \gamma(\alpha, \Lambda) = \begin{cases} \Gamma_{i,j} = (\tilde{\Lambda}_{i,j} + (\alpha \ll i \mod \ell)^{\ell})^{\ell} & \text{if } j = \lfloor i/\ell \rfloor, \\ \Gamma_{i,j} = \tilde{\Lambda}_{i,j} & \text{otherwise}. \end{cases}$$
(3.2.2)

A reduced cipher  $\tilde{C}$  can then be efficiently generated through  $\tilde{C} = \gamma(\mu, R \cdot A)$ . Given the definition of reduced ciphers, take the following theorem:

**Theorem 4.** Given ciphers  $C_1, C_2 \in \mathbb{Z}_2^{N \times N}$  and scalar  $\alpha \in \mathbb{Z}_q$  the existing homomorphic operations can equivalently be written using the reduced ciphers as

$$C_3 = [(C_1 + C_2)G_{n+1}]^{\ell} \iff \tilde{C}_3 = (\tilde{C}_1 + \tilde{C}_2)^{\ell}$$
(3.2.3)

$$C_4 = [(C_1 \cdot C_2)G_{n+1}]^\ell \iff \tilde{C}_4 = (C_1 \cdot \tilde{C}_2)^\ell$$
(3.2.4)

$$C_5 = [[\alpha G_{n+1}]^{\ell} \cdot C_1 G_{n+1}]^{\ell} \iff \tilde{C}_5 = ([\alpha G_{n+1}]^{\ell} \tilde{C}_1)^{\ell}$$
(3.2.5)

*Proof.* Each equivalence will be proven separately below. To do so the notation from Definition 1, as well as the result from Lemma 3 will be used.

$$\begin{split} \tilde{C}_3 &= [(C_1 + C_2)G_{n+1}]^{\ell} G_{n+1} \\ &= (C_1G_{n+1} + C_2G_{n+1})^{\ell} = (\tilde{C}_1 + \tilde{C}_2)^{\ell} \\ \tilde{C}_4 &= [(C_1 \cdot C_2)G_{n+1}]^{\ell} G_{n+1} = (C_1 \cdot \tilde{C}_2)^{\ell} \\ \tilde{C}_5 &= \left[ [\alpha I_N G_{n+1}]^{\ell} \cdot C_1 G_{n+1} \right]^{\ell} G_{n+1} \\ &= \left( [\alpha G_{n+1}]^{\ell} \cdot \tilde{C}_1 \right)^{\ell} \end{split}$$

Finally, decryption can be rewritten using the novel notation as follows:

$$\mu = \mathbf{MPDec}((CG_{n+1}s)^{\ell}) = \mathbf{MPDec}((\tilde{C}s)^{\ell})$$
(3.2.6)

#### 3.3. Computational complexity

Performance of the Gentry scheme is improved using the new notation in combination with the reduced cipher. This will be called the reduced cipher approach. This section will highlight the differences between the naive approach and the reduced cipher approach in terms of computational complexity and memory usage. The naive approach to computation of homomorphic multiplications can be broken up into the following three stages:

Given some plain text message  $\mu \in \mathbb{Z}_q$  where  $q \in \mathbb{N}$ , which requires  $\ell$  bits of storage and some security parameter *n* and  $N = (n+1) \cdot \ell$ . Homomorphic multiplication then becomes

$$C_{1+2} = C_1 + C_2 \qquad C_{1+2} \in \mathbb{Z}_3^{N \times N}$$
$$\tilde{C}_3 = (C_{1+2} \cdot G_{(n+1)})^{\ell} \quad \tilde{C}_3 \in \mathbb{Z}_q^{N \times (n+1)}$$
$$C_3 = [\tilde{C}_3]^{\ell} \qquad C_3 \in \mathbb{Z}_2^{N \times N}$$

Addition of two ciphers would require the generation and storage of an intermediate matrix which can contain values 0,1 and 2 which would require unconventional storage conventions. Producing the final result requires the flattening operation. Multiplication of two ciphers is even worse as its intermediate product can contain values between 0 and q even though the result contains only binary elements:

$$C_{1\times 2} = C_1 \cdot C_2 \qquad C_{1\times 2} \in \mathbb{Z}_{(N+1)}^{N \times N}$$
  

$$\tilde{C}_4 = (C_{1\times 2} \cdot G_{(n+1)})^{\ell} \qquad \tilde{C}_3 \in \mathbb{Z}_{(N+1) \cdot q}^{N \times (n+1)}$$
  

$$C_4 = [\tilde{C}_4]^{\ell} \qquad C_3 \in \mathbb{Z}_2^{N \times N}$$

Using reduced ciphers, addition and multiplication can be performed in one step (see equations 3.3.1 and 3.3.2). The result can be produced directly, as the Flattening operation is incorporated through discarding overflow. Given that any target platform will have limited precision, the  $(\cdot)^{\ell}$  operation is an inherent quality of the addition process.

$$\tilde{C}_{3} = \left(\tilde{C}_{1} + \tilde{C}_{2}\right)^{\ell} \tag{3.3.1}$$

$$\tilde{C}_4 = \left(C_1 \cdot \tilde{C}_2\right)^\ell = \left(\tilde{C}_1^\top \cdot C_2\right)^\ell \tag{3.3.2}$$

Cipher multiplication as described in equation 3.3.2 can directly be implemented on an FPGA, however on a CPU it is important which form the reduced cipher equivalent takes. Take note of how in equation 3.3.2, only one of the ciphers can be in reduced form. Take the operation

$$C_1 \cdot \tilde{C}_2 \tag{3.3.3}$$

Two ensure optimal performance, it important to take into account how data is loaded from memory into the CPU. To perform the matrix multiplication from equation 3.3.3, individual bits of the reduced cipher  $\tilde{C}_1$ have to accessed. In conventional computing, data is stored one dimensionally, the only dimension being a single address at which a 64 bit chunk of memory is located. To store matrices, they have to be stored either one row at a time, or one column at a time. These conventions are called row-major order and column major order respectively. Which convention is used depends on the programming language used (see figures 3.3.1). Conventional CPU's have different types of memory, mass storage memory, work memory and cache memory. Mass storage is relatively cheap, but slow. Work memory is faster, but more expensive and smaller. Cache is memory that is located within the CPU, this is the fastest memory. Currently most CPU's have a memory interface that support either single channel or dual channel mode, which utilise a 64 bit and 128 bit bus width respectively [29]. Therefore data can be moved between different memory devices in 64 bit or 128 bit chunks.



Figure 3.3.1: Matrix storage in conventional computing

The loading operation necessary for evaluating equation 3.3.3 will be efficient so long as  $\tilde{C}_1$  stored in row major order.



Figure 3.3.2: Due to the matrix being stored in column-major order, more memory has to be loaded in to perform the matrix multiplication

If the matrix is stored with the column major order convention, for one multiplication of a row and column, only the first bit of each element loaded would be used. Figure 3.3.2 illustrates storage convention can lead to data being loaded into cache unnecessarily (with 4 bits instead of 64 for clarity). Conventional CPU's only have a limited amount of cache memory, which is the memory that can directly be used in computation. Ciphers tend to be rather large, in which case large parts of memory have to be loaded in and out of cache memory which takes time. If matrices are stored in column major order the alternative form should be used:

$$\tilde{C}_1^\top \cdot C_2 \tag{3.3.4}$$

The benefits of the adaptations can be demonstrated by comparing the amount of elements that have to be evaluated to perform each operation using the naive approach as compared to the adapted notation. The result of such a comparison can be seen in table 3.3.1.

Cipher&Cipher	Homomorp	hic addition	Homomorphic multiplication		
Cipiler&Cipiler	Cipher	Red. Cipher	Cipher	Red. Cipher	
Bit Operation	0	0	$\mathcal{O}(n^3\ell^3)$	$\mathcal{O}(n^3\ell^2)$	
Addition	$\mathcal{O}(n^3\ell^2)$	$\mathcal{O}(n^2\ell)$	$\mathcal{O}(n^3\ell^3)$	$\mathcal{O}(n^3\ell^2)$	
Multiplication	$\mathcal{O}(n^3\ell^2)$	0	$\mathcal{O}(n^3\ell^2)$	0	
Memory	$\mathcal{O}(n^2\ell^2)$	$\mathcal{O}(n^2\ell^2)$	$\mathcal{O}(n^2\ell^2\log(n\ell))$	$\mathcal{O}(n^2\ell^2)$	
Cipher&Known					
Bit Operation	$\mathcal{O}(n^3\ell^2)$	$\mathcal{O}(\ell)$	$\mathcal{O}(n^2\ell^3)$	$\mathcal{O}(n^2\ell^2)$	
Addition	$\mathcal{O}(n^3\ell^2)$	$\mathcal{O}(n\ell)$	$\mathcal{O}(n^3\ell^3)$	$\mathcal{O}(n^2\ell^2)$	
Multiplication	$\mathcal{O}(n^2\ell)$	0	$\mathcal{O}(n^3\ell^2)$	0	
Memory	$\mathcal{O}(n^2\ell^2)$	$\mathcal{O}(n^2\ell^2)$	$\mathcal{O}(n^2\ell^2\log(\ell))$	$\mathcal{O}(n^2\ell^2)$	

Table 3.3.1: Number of operations required to perform homomorphic operations.

Table 3.3.1 consists of two parts: the top portion "Cipher&Cipher" which are the homomorphic operations between two ciphers and the second "Cipher&Known" which are the homomorphic operations between a Cipher and an unencrypted value. The two main columns "Homomorphic addition" and "Homomorphic multiplication" are both split in two columns for the cipher and reduced cipher equivalent of each type of homomorphic operation. Each homomorphic operation can be broken down into bit operations, additions and multiplication of individual elements. As a final note, the memory footprint is also given. The amount of memory that has to be handled is significantly reduced. Also, note that a need multiplication of individual elements is entirely removed. Homomorphic addition and multiplication can be computed all or mostly with addition and bit operations. With respect to an FPGA design, this makes homomorphic multiplication, the most computationally expensive operation, much more space efficient, reducing compute time. The importance of space efficiency will be elaborated on in the next chapter, section 4.3.2.

### Hardware implementation

The practical implementation of a feedback controller requires the design and application on a hardware platform. This chapter will start with the introduction of the controller topology that will be implemented with FHE in section 4.1. Section 4.2 will broadly discus how the controller will be integrated with a physical plant. Section 4.3 will go into detail as to what an FPGA is, its functionality and how it is deployed. The generation of random numbers is non-trivial, especially given the tight constraints on both time and quality that encryption requires. Hence, section 4.4 will describe in detail, the decisions that have been made in the design of the random number generation. Sections 4.5 discusses the subsystems that performs arithmetic, followed by section 4.6 which covers the timing mechanisms used for coordination of the various subsystems. The chapter ends section 4.7 with a detailed explanation of how the plant interface and controller are designed, which summarises how all the subsystems are connected to make up larger subsystem that combine to form system as a whole.

#### 4.1. controller topology

As mentioned in section 1.2, one of the goals of this research is to facilitate the implementation of a wide range of feedback controllers. A discrete time state feedback controller is a common controller topology that utilises memory which is a requirement for more complex feedback control. Such a controller could be expanded with disturbance observers or Kalman filtering and more.

The observer that will be implemented for the purposes of this research will be a Luenberg observer (see [45] for more information). The controller topology then becomes:

$$\begin{cases} \hat{x}(k+1) = A_d \hat{x}(k) + B_d u(k) + L(y(k) - C \hat{x}(k)) \\ u(k+1) = -K \hat{x}(k+1) \end{cases}$$
(4.1.1)

Note that the future control effort u is calculated. The control effort of the next time step is calculated ahead of time. This is because the computation of the control effort takes time, which would introduce a delay. In some systems this delay might be negligible, but in the case of most real time control systems this is not the case. This is especially the case for the system that is the goal of this thesis. The transfer of data alone is likely to introduce large delays, hence the choice of this design. The control effort for the next time step is calculated and held for application at the correct time. Figure 4.1.2 illustrates the mechanism (see figure 4.1.1 for the convention of the diagram). The dimensionless actuator state has to be switched from 0.0 to 0.56, followed by 0.94. If the current control effort is calculated, the calculation time causes the update of the actuation state to be delayed (see figure 4.1.2a). If the calculation of the control effort is non-deterministic, delay would also vary in length, exacerbating the issue. Calculating the future control effort allows for the controller to actuate at regular intervals (see figure 4.1.2b).

t t 
ightarrow

(b) Control effort applied at the moment of sensor measurement



To flip the sign of a value would normally happen negligibly fast. This is not the case when using FHE. Negation would mean a multiplication by -1, because bit operations are not available. Luckily this can be circumvented by making a slight change to the controller topology. Take matrices  $\overline{L} = -L$  and  $\overline{K} = -K$  and let  $\overline{y}(k) = -y(k)$ . Matrices *L* and *K* can easily be negated apriori and the sensor data can be negated before encryption, which yields the following controller:

Figure 4.1.2: Comparison of the calculation of control effort of current time step vs calculation of the control effort one step ahead

actuation

$$\begin{cases} \hat{x}(k+1) = A_d \odot \hat{x}(k) + B_d u(k) + \bar{L}(\bar{y}(k) + C\hat{x}(k)) \\ u(k+1) = \bar{K}\hat{x}(k+1) \end{cases}$$
(4.1.2)

Finally, with encryption, the controller becomes:

t t 
ightarrow

$$\begin{cases} \hat{\mathbf{x}}(k+1) = \mathbf{A}_{\mathbf{d}} \hat{\mathbf{x}}(k) \oplus \mathbf{B}_{\mathbf{d}} \odot \mathbf{u}(k) + \bar{\mathbf{L}} \odot (\bar{\mathbf{y}}(k) \oplus \mathbf{C} \odot \hat{\mathbf{x}}(k)) \\ \mathbf{u}(k+1) = \bar{\mathbf{K}} \odot \hat{\mathbf{x}}(k+1) \end{cases}$$
(4.1.3)

Here, the bold print denotes that the signal or matrix is encrypted and  $\odot$  and  $\oplus$  denote homomorphic multiplication and addition respectively. The exact plant definition and modelling as well as the tuning of the control parameters will be discussed in chapter 5.

#### 4.2. System overview

To design the feedback system, there are of course two problems have to be addressed as described in sections 2.5 and 1.1, FHE schemes have limited multiplicative depth. The other issue is that of truncation as discussed in section 2.6.4. The main goal of this thesis is to improve the performance of FHE in feedback control. Therefore the solution propose by [28] be used. The plant interface takes sensor data and encrypts it to be sent to the controller. The controller updates its observer states and computes the control effort. When the observer is updated, the decimal point of the observer states shifts. When the controller has finished computation, it sends the control effort as well as the observer states back to the plant interface. This is so that the plant interface can decrypt the observer states and control effort. This resets the multaplicative depth. Control effort is stored to be applied at the right time. Next, the plant interface can then truncate the observer states and control effort after which it re-encrypts the signals to be sent to the controller along with new sensor data for the calculation of the next observer states and control effort.

actuation

(a) Delay in control effort application
Physically, the entire system consists of two Field Programmable Gate Arrays, FPGA's. In a broad sense, an FPGA is a platform that allows for the programming of circuits. Section 4.3 will elaborate on how FPGA's function. Figure 4.2.1 shows an overview of the entire system.



Figure 4.2.1: Diagram showing an overview of the control loop consisting of the plant, plant interface and controller

FPGA 1 functions as the plant interface and FPGA 2 functions as a controller. The interface and plant are connected physically in a shared container that prevents physical tampering. At boot up, the plant interface generates a public-private key pair and encrypts the state space data (state space matrices as well as controller- and observer gains), SS-data. After the state space data has been set to the controller, the regular control loop is started. This loop is then repeated to stabilise the plant.

#### 4.3. FPGA design

A micro-controller is designed to run machine code, whereas an FPGA is collection of electronics that can be rewired. This means an FPGA is not programmed with programming language, instead a hardware design can be flashed to the chip. FPGA's and conventional CPU's are able to perform all the same computations, however a CPU requires large amount of abstraction. An FPGA is much more flexible and so they can be used to design bespoke solutions. Conventional CPU's also perform instruction largely sequentially, whereas FPGA designs can be made to perform most or all instructions in parallel.

#### 4.3.1. Logic Gates

At the basis of every computer are logic gates. The most simple logic gate is the NOT-gate. It takes one input that can either be true or false. If the input is true, the NOT-gate returns false and if the input it false, the gate returns true. Another important gate is the is the AND-gate. An AND-gate takes two inputs and only if both inputs are true, does the and-gate return true. Connecting an AND gate to a NOT-gate, is called a NAND-gate 4.3.1b. Table 4.3.1a shows the truth table of a NAND-gate where *a* and *b* denote the two inputs, *c* denotes the output and 0 denotes false and 1 denotes true. The NAND-gate is the logic gate that can be built as a circuit with the least amount of transistors. A NAND-gate is on its own completely Turing-complete, which means one can build a computer solely using NAND-gates (a machine that can solve any computational problem). For a NAND-gate to be Turing complete, one needs to be able to build an entire Turing complete operation

set. A Turing complete set includes a read, write and comparison function [15]. A NAND-gate can be used to construct any type of logic-gate (there are other gates such as OR and XOR, see figure 4.3.2a), but that leaves the question of how to build memory to write and read values.



Figure 4.3.1: NAND gate truth table and depiction

Not only can NAND gates be used to construct all possible logic gates, they can also be constructed a so called SR-flipflop (see figure 4.3.2b).



Figure 4.3.2: NAND gate configurations

As can be seen from the truth table 4.3.1, an SR-flipflop functions as a form of memory, as when the inputs *S* and *R* are false, its output will be their previous values ( $\bar{Q}$  is defined as NOT *Q*, so if *Q* is true,  $\bar{Q}$  is false and vice versa). It must be noted that *S* and *R* should never both be set to true, because then the flipflop will behave unexpectedly (as can be seen from the illegal output).

in	out	output		
S	R	$Q \bar{Q}$		
0	0	Q	Q	
0	1	0	1	
1	0	1	0	
1	1	×	×	

Table 4.3.1: Truth table of an SR-flipflop

By adding two additional NAND-gates, a so called SR-flipflop can be created. This is shown in figure 4.3.3b. The truth table of an SR-flipflop can be seen in figure 4.3.3a. The input clk denotes the clock, an internal oscillator that switches between true and false at a set period. A flipflop only accepts input when the clk is true (and again all inputs at true would yields an invalid state). In reality the flipflop is further changed to ensure the flipflop can only change its value when a rising edge of the clock signal is detected too ensure only one operation per clock tick can be made. This ensures the behaviour of the flipflop is entirely predictable (the underlying electronics could otherwise behave unexpectedly).



Figure 4.3.3: Gated SR-flipflop thruth table and depiction

With a way of storing singular bits and all logic gates to perform read, write and compare bit, we have a Turing complete operation set and as such it is possible to build any type of classic computer with NAND-gates.

#### 4.3.2. FPGA components

Rather than individual gates an memory cells, FPGA's contain a collection of generic digital components. The majority of components on an FPGA is usually the Adaptive Logic Module, ALM. ALM's commonly consist of a look up table, LUT, Full Adders, multiplexers and Flip-Flops. Full adders are circuits that can add up two bits. A Full adder has two outputs, the result and a carry out. If both inputs are 0, then the result is 0. If one of the two inputs is 1, then the result is 1. If both inputs are 1 then the the result is zero, because the result is carried on to the next digit and so the carry out is 1. A Multiplexer is a circuit which has multiple regular inputs, selection inputs and one output. A multiplexer has one or more selection inputs that can be used to select which of the regular inputs to pass through to the output. Take the ALM design from intel's Aria 10 FPGA [47] in figure 4.3.4.



Figure 4.3.4: ALM design by Intel [47]

The LUT (dark blue, on the left) in this ALM can be pre-loaded with data. If the external input of the top Full Adder is unconnected, both Full Adders simply pass through the signal from the LUT. The Full Adders can be connected to other ALM's or they can be connected to the output of the ALM itself to produce counter and other such logic. The Multiplexers can be configured to manipulate the LUT output before the signal

reaches the Flip-Flops where output is captured (Reg, in light blue, to the right). This combination of logic units allows ALM's to be connected to one another to form a wide range of logical circuits. FPGA's also contain larger lookup tables, large registers of Flip-Flops and slower but more space efficient Block Random Access Memory, BRAM.

Finally, whilst ALM's can be used to perform addition, performing multiplication with these modules would be incredibly space inefficient. Therefore most FPGA's are equiped with Digital Signal Processing units, DSP's. These are circuits that can perform multiplication relatively efficiently. These modules are usually in short supply compared to other components on FPGA's. FPGA's usually have ALM's in the order of thousands to tens of thousands, whereas there are usually only tens to hundreds of DSP's available. To improve performance of any FPGA design, it is important to minimise or eliminate the use for DSP's. Note in table 3.3.1, that after adaptation of the Gentry scheme [22], using reduced ciphers, to perform homomorphic multiplication, the need for multiplication of individual components has been eliminated. This means that DSP's are not necessary for the generation of circuits to perform homomorphic multiplication (however they can of course still be used as to not waste them). This should allow for more efficient utilisation of hardware resources available on an FPGA, which should improve performance.

#### 4.3.3. FPGA design language

An FPGA can be configured by an external computer using software. The international standard that is used to describe a hardware design (gate/flipflip routing) is called Very High Speed Integrated Circuit Hardware Description Language, VHSICHDL, which is shortened to VHDL. VHDL is a design language, not a programming language. VHDL can be interpreted to produce an actual physical computer chip. VHDL only describes what kind of binary logic to perform and needs to be interpreted as transistor networks to be implemented. To write and test VHDL there are programs such as Vivado and Quaternion. They allow to test the logic as well as generate a physical design and a bitstream that can be used to flash an FPGA.

The modern VHDL language standard allows for fundamental bit operations as well as defining signed or unsigned values, that will be interpreted as a register of the size that is specified. The size of the container can be non-standard (such as 7 or 13). VHDL allows for **if**-statements as well as switch-case statements (state machines). These will be interpreted as a state registers with accompanying bit logic. FPGA's offer great freedom as well as speed, as the logic does not run in software but directly on the hardware. To illustrate, micro controllers usually allow for the calculation with variables of some fixed size in bits (usually 16, 32, or 64), whereas with an FPGA one could design circuit to perform calculations on variables consisting of 13 bits along side of variables of 20 bits. An FPGA also allows for complete concurrency, as all processes can run in parallel as long as timing constraints are taken into consideration. Some processes will be faster that others depending on how many logic gates are used, which needs to be accounted for.

#### 4.4. Random number generation for encryption

To implement any modern encryption scheme, random number generation is vital to ensuring adequate security. There are two kinds of random number generation that are required for a functional design, uniform number generation and normal number generation. In many stages of Gentry's encryption scheme, some form of uniform number generation is utilised, only the generation of numbers from the  $\chi$ -distribution to generate an error vector requires normally distributed random numbers. This is a key component in ensuring security and should therefore be handled with care. Section 4.4.1 will discuss the generation of uniform numbers and section 4.4.3 will discuss the generation of normally distributed random numbers. However, it is important to first discuss the generation of random numbers in practice.

Generating truly random numbers at high speed is generally infeasible. Hence, in cryptography, a common solution is to generate a smaller selection of truly random bits, which are then used to generate a seed that is fed to a pseudo-random number generator [19]. A psuedo-random number generator is a chaotic system that has some initial state from which it can generate non-repeating patterns for a long time before it returns to the initial state. This creates a seemingly random stream of uniformly distributed numbers. Psuedo-random number generators are generally very efficient and therefore very useful for testing. Luckily, the initial state, which is called the seed, can be periodically updated using truly random bits. This provides an efficient way of generating uniformly distributed numbers that are sufficiently random for the use of encryption.

Randomness is measured by the amount of entropy that sets of numbers exhibit. If a set of generated numbers exhibit high entropy, numbers are highly random, if entropy is low, there is a discernible pattern. Pseudorandom numbers are numbers that are statistically random, but that have been generated utilising some logic

31

or function and some initial state. Of course solely using pseudo-random numbers for encryption would be a security risk as it would be potentially possible to predict the generated numbers. To handle this issue, the inclusion of truly random bits solves this issue, assuming the logic or functions used are sufficiently chaotic. Such a generator is called a cryptographically secure pseudo-random number generator, CSPNRG. For more information on the topic, consult the book *Research Methods for Cyber Security* [19].

For the purposes of the research question of this thesis, psuedo-random number generation will suffice, as it will be enough to demonstrate the functionality of a control setup. Further research could delve into including additional logic to produce functionally true random number generation.

#### 4.4.1. Uniform number generation

To determine the best way to generate pseudo-random numbers, it is important to consider the target platform. An FPGA has an abundance of simple logic and registers. This makes the platform well suited for the use of linear feedback shift registers, LFSR's [13]. LFSR's consist of a register, and some simple logic gates. In general, an LFSR has a register that is loaded with some begin state, which is called the seed. Then a few of the most significant bits are used to generate a new bit using some simple logic gates, which is called the feedback. This bit will be used as the output. Next the register is shifted to left and the first bit is set to the feedback bit. This concludes one cycle. By running an LFSR for multiple cycles an entire sequence of random bits can be generated, with which one could for instance construct random integers. The architecture that will be used is a simple XNOR-LFSR as specified by Xilinx [46]. The LFSR will follow the following procedure:

Alg	orithm 4 Basic LFSR
1:	procedure LFSR(clk, enable)
2:	<pre>if rising_edge(clk) AND enable = 1 then</pre>
3:	$\texttt{feedback} \leftarrow \texttt{register}[\ell-1] \textbf{XOR} \texttt{register}[\ell-2] \textbf{XOR} \texttt{register}[\ell-3] \textbf{XOR} \texttt{register}[\ell-4]$
4:	$register[\ell-2:1] \leftarrow register[\ell-2:0]$
5:	$register[0] \leftarrow feedback$
6:	return feedback
7:	end if
8:	end procedure

At initialisation, register will be set to some preprogrammed random binary string (seed). Variables clk and enable are signal lines that can either be high or low. clk will be connected to the internal clock of the hardware platform. By ensuring the LFSR can only be updated on a rising edge of the hardware clock ensures correct timing and thus synchronisation with the other parts of the hardware design. The enable line is used to turn the LFSR on only when needed. As in previous chapter  $\ell$  is defined as the size of the internal register register. Due to the chaotic nature of the algorithm, there is no repetition for  $2^{\ell}$  cycles. This means that an LFSR with a 64-bits register, operating continuously at 400Mhz, there would be no repetition of the contents of the register for at least 1500 years.

Of course, to generate larger random sequences would require either concatenation of multiple LFSR subcircuits or running a singe LFSR circuit for multiple cycles. The final design utilises a hybrid solution. A circuit combines 256 LFSR's, with 64-bit internal registers, each with their own seed for a random 256-bit output. This output is then read for multiple cycles. Such a solution allows for high speed generation of random data whilst remaining small in footprint. Assuming the generation of random integers is allowed 1ms, at 400Mhz, the circuit can generate approximately 1.3 gigabytes of random data. If the random data is used to encrypt some message to be sent utilising an internet connection, this speed should be more adequate, given that the highest available internet download speeds are advertised at 10,000Mbps, which is 1.25 gigabytes per second [24]. The highest average speed in the world is more around 0.0375 gigabytes per second. Given these speeds, transmission is more likely to form a bottleneck rather than random number generation. As such, the aforementioned solution should offer adequate performance.

#### 4.4.2. Random normally distributed numbers

The generation of random normally generated numbers is a more complex matter. There are a few popular solutions. They differ considerably, however, in essence they are all a mapping of uniformly generated numbers to normally distributed numbers.

The most simple but straight forward method is to use the Box-Muller transform [4]. Given two uniformly

random numbers  $U_1, U_2 \in (0, 1)$ , two normally distributed numbers can be generated through:

$$Z_1 = \sqrt{-2\ln U_2 \cos(2\pi U_1)}$$

$$Z_2 = \sqrt{-2\ln U_1 \sin(2\pi U_2)}$$
(4.4.1)

Two issues should be immediately clear. The previous section discussed how to generate randomly generated integers from random bits. This means that the generated integers will always range from  $(0, 2^{\ell-1} - 1)$  in case output is interpreted as unsigned integers or  $(1 - 2^{\ell-1}, 2^{\ell-1} - 2)$  if signed. Therefore the output will have to be interpreted either as floating point numbers or fixed point numbers. Not only that, this algorithm would also require the implementation of a sine and cosine function, natural logarithm and a square root function. These functions could be implemented using either polynomials approximations, series expansions or by implementing more involved algorithms such as the CORDIC algorithm. The CORDIC algorithm requires iteration, which would complicate timing, as it would require analysis of execution time. The other options do not fair much better as in the case of utilising fixed point representation, such implementation would introduce distortion on top of the distortion that the Box-Muller transformation introduces inherently. On top of that, polynomial approximation requires multiplication. To get an approximation that is somewhat serviceable requires a polynomial of an order of at least 3 or 4, if not more which is already require many DSP-slices. Take the following example: The natural log can be split up into two polynomials and the cosine can be approximated with one. Choosing two 3rd order polynomials for the natural log and a single 4th order polynomial for the cosine yields disastrous results (see figure 4.4.1a). Picking orders of 5th, 9th and 6th respectively yields good results, but the order is far to high to be practical (see figure 4.4.1b).





(b) Box-muller method, utilising polynomial approximation of appropriate order

Figure 4.4.1: Box-muller method example

polynomial approximation

Another more complex algorithm is the Ziggurat algorithm [30]. A newer more efficient version of the algorithm as proposed by Christopher McFarland [31], offers good performance, but still does not have a deterministic execution time.

The best solution for hardware implementation is the algorithm as proposed in *A New Hardware Efficient Inversion Based Random Number Generator for Non-uniform Distributions* [16]. Note that the authors have since published a version of their algorithm in [17] which allows for arbitrary precision. The precision that their previous algorithm offers is more than high enough, given that the normally distributed random numbers are scaled and rounded down (see equation 2.4.6). The algorithm from [16] is most well suited to hardware implementation, because instead of using only a single or a few high order polynomials, the algorithm instead elects to chop into many first or second order polynomials. On conventional hardware, such an approach would require the use of many **if**-statements to check which polynomial to use, which would make for a slow algorithm on conventional hardware. However, the simple nature of the type of check, an FPGA can perform all these checks instantly at a low hardware cost.

#### 4.4.3. Normal distribution generation

The method described in [16] makes clever use of the properties of binary representation to construct a piecewise approximation of the inverse cumulative density function. Take normal distribution Z and uniform

distribution U and a value x, we want to find a transformation such that:

$$T(U) = Z \tag{4.4.2}$$

If such a transformation exists, it is possible to transform values from *U* to values in *Z*. Take the probability that value  $Z \le x$  and substitute T(U) for *Z*.

$$\Pr(Z \le x) = \Pr(T(U) \le x) = \Pr(U \le T^{-1}(x))$$
(4.4.3)

Assume distribution *U* is uniform on the interval (0, 1), then we can define the so called cumulative probability function  $\mathbf{Pr}(U \le x)$  (i.e the chance that a number from *U* is equal to or smaller than *x*) as:

$$\mathbf{Pr}(U \le x) = \begin{cases} x & \text{if } 0 \le x \le 1\\ 1 & \text{if } 1 < x\\ 0 & \text{otherwise} \end{cases}$$
(4.4.4)

This means that if  $0 \le x \le 1$ , then we can write equation 4.4.3 as:

$$\mathbf{Pr}(Z \le x) = \mathbf{Pr}(U \le T^{-1}(x)) = \mathbf{Pr}(U \le T^{-1}(x)) = T^{-1}(x)$$
(4.4.5)

Equation 4.4.5 shows that the probability density function of a normal distribution is the inverse of the transformation we seek. Thus if we can find the inverse of the probability function of *Z*, we can generate normally generated numbers from uniformly distributed numbers.

To find this function, we need to take the probability density function of a normal distribution:

$$\mathbf{Pr}(Z=x) = f(x) = \frac{1}{\sigma\sqrt{2\pi}} e^{-\frac{1}{2}\left(\frac{x-\mu}{\sigma}\right)^2}$$
(4.4.6)

Here,  $\mu$  and  $\sigma$  are real valued numbers defined as the mean and standard deviation respectively. The cumulative density function can be found by integrating the probability density function on the domain  $(-\infty, x)$ 

$$\mathbf{Pr}(Z \le x) = \int_{-\infty}^{x} f(x) = \frac{1}{\sigma\sqrt{2\pi}} \int_{-\infty}^{x} e^{-\frac{1}{2}\left(\frac{x-\mu}{\sigma}\right)^{2}}$$
(4.4.7)

There is no (known) analytical solution for the integral, however the target is to find and approximation, hence this should pose no problem. Finally, the inverse is the following:

$$\mathbf{Pr}(Z \le x)^{-1} = \sigma \cdot \sqrt{2} \ erf^{-1}(x - \mu)$$
  

$$erf(x) = \frac{2}{\sqrt{\pi}} \int_{\infty}^{x} e^{-t^{2}} dt$$
(4.4.8)

The  $erf^{-1}(x)$  function too cannot be evaluated analytically. Numerical evaluation of  $\mathbf{Pr}(Z \le x)^{-1}$  yields the following plot:



Figure 4.4.2: Inverse CDF

This function is an inverse cumulative density function, ICDF. By applying the ICDF to uniformly distributed numbers on the domain (0, 1) yields normally distributed numbers.

Note the symmetry around x = 0.5. To approximate the ICDF on the domain (0, 1), one can use an approximation on (0, 0.5) or (0.5, 1) and change the sign of the output based on the sign of the input. The next step is to choose a numbering system. The system that requires the least amount of computation would be to simply use fixed point numbers. Besides this, it is also a good choice since this makes it straight forward to use binary data supplied by LFSR's. Producing random uniformly distributed numbers on the domain (0, 1), is a simple question of adjusting the representation accordingly. Finally, fixed point numbers have an inherent property that makes them suitable to piece-wise approximation. Note that as x tends to 0,  $\sqrt{2}erf^{-1}(x)$  tends to minus infinity (or to minus infinity as x tends to 1). Trying to fit polynomials that tend to infinity would fail to be accurate enough even when using higher order polynomials. This would lead to significant distortion around the tail ends of the distribution. The authors of [16] propose to approximate the ICDF on (0, 0.5) and split the function into sections logarithmically, each with their own polynomial, such that the approximation becomes more detailed for input closer to 0. Fixed point numbers are perfect to this end. Each bit in a fixed point number represents a power of 2. Given a 64-bit input, assuming unsigned fixed point numbers with representation Q(0, 64), the ICDF can be split into 64 sections. The first domain spans  $[0, 2^{-64}\rangle$ , followed by domains spanning  $[2^{-i}, 2^{1-i}\rangle$  where  $i = 1, 2, \dots 64$ .



Figure 4.4.3: Inverse CDF slicing

When using fixed precision numbers, to find in which part of the interval an input falls is very simple. Take some value *x* where the leading bit is in the *i*-th position, then we know that  $2^i \le x < 2^{1+i}$  and so we know which polynomial to pick, by counting the number of leading zeros (see 4.4.9). There are efficient ways of utilising hardware to perform the count of leading zeros, such as proposed in *Modular Design Of Fast Leading Zeros Counting Circuit* [33]. However, this aspect is unlikely to need optimal implementation given the available hardware, thus the use of a simple lookup table should suffice.

$$Q(0, 64)$$

$$x = 000000000000101101010111101...$$

$$12 \text{ leading zeros}$$

$$2^{-11} \le x < 2^{-12}$$
(4.4.9)

Finally, the authors also add that the sections closer to x = 0.5 might be too low resolution. To improve resolution in these sections, they can be split up into sections evenly. Set the amount of sections N to be a power of 2,  $N = 2^n$ , then selection of the evenly spaced sections can be done by simply reading the n bits, following the leading bit, as an index for selection. To implement this in hardware design, one can connect a multiplexer to the input register, using the output of the leading zero count as a selector, such that the first *n*-bits that follow the leading bit are piped to the input of a lookup table which select the corresponding polynomial. The selection procedure, can be summed up in algorithm 5.

Algorithm 5 Selection of a polynomial	
1: <b>procedure</b> PolySel(clk, enable, <i>x</i> )	
2: <b>if rising_edge</b> (clk) <b>AND</b> enable = 1 <b>then</b>	
3: $N_{lz} \leftarrow$ number of leading zeros of x	
4: $\beta \leftarrow \beta \ll (N_{lz} + 1)$	Removing the leading bit
5: $N_{\text{lin}} \leftarrow \beta \gg (\ell - n)$	Isolating bits for linear segment indexing
6: $\theta \leftarrow \text{LUT_pl}(N_{\text{lz}}, N_{\text{lin}})$	▷ Reading lookup table to select polynomial coefficients
7: return $\theta$	
8: end if	
9: end procedure	

Here  $\theta$  is an array of length p which contains the polynomial coefficients according to the convention:

$$y = \theta_p x^p + \theta_{p-1} x^{p-1} + \dots + \theta_1 x^1 + \theta_0$$
(4.4.10)

The following diagram shows the entire circuit:



Figure 4.4.4: Circuit diagram for the generation of normally distributed random numbers

This diagram shows an example where entire range of the input of 64-bits is split up into 64 parts logarithmically (powers of two). It takes 6-bits to represent 64 leading zeros. Each logarithmic section is divided into 4 linear sections and so it takes 2 bits to represent these sections. This is reflected in diagram 4.4.4, the leading zeros counter LUT feeds the result of the count to a multiplexer which selects the two bits following the leading one. These bits as well as the amount of leading zeros is interpreted using LUT which outputs the corresponding polynomial. Finally a DSP or a set of DSP-slices evaluates the polynomial using the polynomial

coefficients and the value generated by the LFSR. In case the value of the *x* is larger than 0.5, *x* is set to 1 - x and a flag is set to turn the output of the DSP negative.

#### 4.4.4. LWE error vector generation

To produce an error vector requires the sampling of the  $\chi$  distribution, which can be done by generating normally distributed numbers and mapping those to  $\mathbb{Z}_q$ . To generate a single entry, take equation 2.4.6 from section 2.4:

$$e = \lceil q \cdot (x \mod 1) \rfloor$$

Where *x* is a normally distributed random number. Using an actual modulo function would be problematic as it wouldn't have a deterministic execution time. Luckily, the second operand is a power of 2. This means the operation can be simplified. Take a first operand *x* which is either an integer of fixed point number and second operand  $y = 2^n$ . Then if  $z = x \mod y$ , *z* can be determined by taking the first (n-1)-bits and interpret the value as unsigned.

$$-13_{10} = 11110011_{2}$$

$$-13_{10} \mod 2 = 1_{10} = 0000001_{2} \rightarrow 1111001\mathbf{1}_{2}$$

$$-13_{10} \mod 4 = 3_{10} = 00000011_{2} \rightarrow 1111001\mathbf{1}_{2}$$
(4.4.11)

Note that  $a/2^n$  can be rewritten as  $a \gg n$ , given:

$$a/2^{n} = \left(\sum_{i=0}^{\infty} 2^{i} a^{[i]}\right)/2^{n} = \sum_{i=0}^{\infty} 2^{-n} \cdot 2^{i} a^{[i]} = \sum_{i=0}^{\infty} 2^{i-n} a^{[i]}$$
(4.4.12)

Now take an integer  $a \in \mathbb{Z}$  and  $b = 2^n$  where  $n \in \mathbb{N}$  and  $a \ge 0$ , then

$$a \mod b = a - \left(b \cdot \left\lfloor \frac{a}{b} \right\rfloor\right) = a - \left(2^n \cdot \left\lfloor \frac{a}{2^b} \right\rfloor\right) = a - (2^n \cdot (a \ll n)) = a - ((a \ll n) \gg n)$$
(4.4.13)

The operation  $((a \ll n) \gg n)$  leaves the number a', which is a where the first n bits are set to zero. Subtracting a' from a leaves the first n-bits of a. This means that  $a \mod b$  can be performed by selecting the first n-bits of a and setting the rest to zero.

Of course, 2's complement will be used to represent negative numbers. To prove the modulus operator can be reduced to a selection even in the case a < 0, take  $\bar{a} = -a$ :

$$a - \left(b \cdot \left\lfloor \frac{a}{b} \right\rfloor\right) = -\bar{a} - \left(b \cdot \left\lfloor \frac{-\bar{a}}{b} \right\rfloor\right) = -\bar{a} + b \cdot \left(1 + \left\lfloor \frac{\bar{a}}{b} \right\rfloor\right) = -\bar{a} + b + b \cdot \left\lfloor \frac{\bar{a}}{b} \right\rfloor = b - b \cdot \left(\bar{a} - \left\lfloor \frac{\bar{a}}{b} \right\rfloor\right) = b - \bar{a} \mod b$$

$$(4.4.14)$$

Given the absolute value of a negative number,  $a \mod b$  can be equivalently calculated of the selection of the first (n-1)-bits, and taking the (n-1)-bit 2's complement equivalent of the result. This is the equivalent of the selection of the first (n-1)-bits of a negative number stored in  $\ell$ -bit 2's complement format.

The calculation of the error vector requires  $x \mod 1$ . To figure out how exactly to perform this operation, a choice of representation must be made. Firstly, we need  $-1 \le x \le 1$ . Secondly, the DSP-slices that will be necessary for the evaluation will have output registers that are double the size of the input registers.

Take an LFSR size of 64-bits, then we can pose that the output represents Q(2,63). The integer part is one bit larger than than in reality, this last bit is implied as it would be the sign bit, but the input of the LFSR will always be interpreted as a positive number since the input of the ICDF transformation must be between 0 and 1. Given enough segments, the approximation of the ICDF will be precise enough when the polynomials are chosen to be linear.

To get an idea of the accuracy, take the following example (performed using MATLAB): Given a linear approximation of the ICDF, split into 64 logarithmic segments (base 2) and each of those into 4 linear segments, using 64-bit floating point numbers yields an average error of  $1.0642 \cdot 10^{-5}$  when compared with the built in functions from MATLAB.

The largest coefficient is around 2600 and the coefficients can also be negative. Keeping to within 64-bits of storage per coefficient, reserving one bit to represent sign, the coefficients should be stored in Q(13,51) format. The largest positive and negative values that can be stored are  $2^{12} - 1 = 4095$  and  $-2^{12} = -4096$ 

respectively. Evaluating a polynomial results in a number representing Q(13, 114). The result will be between -1 and 1 and the error vector should contain values between -q and q. Though the chance of any value reaching this bound should be exceedingly small, therefore we can convert the ICDF result to Q(0, 64) by selecting only the relevant portion.

The final step is to multiply the ICDF result by q and rounding the result. Value q is an integer of size  $2^{64} - 1$ , therefore the result of the multiplication represents Q(64, 64). The rounding step can be performed by checking the first fractional bit. If it it 1, the the first digit is  $2^{-1} = 0.5$ , thus following the tie to even convention, add  $1_{10}$  to the result and then trim it to Q(64, 0). Otherwise trim the result to Q(64, 0) with no alteration.

#### 4.5. Matrix and vector arithmetic

Matrix-Matrix multiplication and matrix vector multiplication is relatively straight forward. Theoretically, all matrix vector operations could be performed in parallel, in practice however, a mid range FPGA would not have enough DSP's to do this. A fair amount of parallelisation is possible. It is possible to design parametricly. The design chosen for matrix and vector arithmetic has two parameters that can be changed to suit the target platform, the amount of row and partitions that are processed at a time. The parameters can be set such that multiple rows and/or columns are processed at a time (see eq. 4.5.1), or a single row can be split into partitions that are handled one each at a time (see eq. 4.5.2).

$$\begin{bmatrix} 0 & 9 & 3 & 3 \\ 8 & 4 & 0 & 8 \\ 10 & 2 & 4 & 8 \\ 1 & 6 & 0 & 8 \end{bmatrix} \begin{bmatrix} 5 & 10 & 8 & 4 \\ 3 & 7 & 10 & 4 \\ 8 & 3 & 9 & 8 \\ 9 & 3 & 1 & 1 \end{bmatrix} \rightarrow \begin{bmatrix} 78 & 81 \\ 124 & 132 \\ & & & \\ & & & \\ & & & &$$

4.1: Illustration of matrix multiplication where multiple rows and columns are evaluated per clock cycle

4.2: Illustration of matrix multiplication where half of a row is evaluated per clock cycle

When given the start signal, the circuit will start incrementing counters for each row, column and partition, performing the corresponding multiplications and additions corresponding to the current count. When the final count is reached for each counter, the circuit will set its "done flag" to high for a single clock cycle to signal it is done and the result has been prepared to be read out. At any time, when the start signal is set to high the counters will be set to 0 and the process will start again. Even when already in operation, the start signal will reset the process. Only when the final count is reached will the output of the arithmetic unit be updated.

#### 4.6. Timing

All the different circuits that make up the entire system have to communicate when to start and when they are done. Some systems only take one clock cycle to complete, which mean they do not need to signal when they are done. However circuits such as the matrix/vector arithmetic circuits require multiple cycles to complete. To ensure proper timing, all circuits that require multiple cycles have an internal counter and an operation flag which is wired into a comparator type circuit. This circuit is called the state debounce comparitor.

The debounce comparator takes an input and sets the output to high only if the input has been low previously.



Figure 4.6.1: Timing diagram showing the input-output relation of a comparator type circuit

The operation flag should be set to low when in operation and high when it is not. The debounce comparator output is used to operate the done flag. The done flag will only be high for a single clock cycle ensuring predictable behaviour. As stated in the previous section, if the start signal of the matrix-vector arithmetic is set to high, circuit will reset. If the start signal is set to high for more than a single clock cycle, the arithmetic circuit will reset until the signal is set to low. The circuit supplying the input might switch to another task when it is done with the previous. This may mean that the input can only be read for a few cycles or just one before changing. In that case the input will be read incorrectly, which will lead to unpredictable behaviour if there is some timing mismatch.

A circuit such as matrix-vector a arithmetic circuit keeps track of its state with counters. An alternative way to track progress might be a state machine. In that case the mode of operation can be anything. So long as it has some final state where a done signal is set to high which is read by a debounce comparitor, correct timing can be ensured.

#### 4.7. Plant interface and controller implementation

Having established the implementation of all fundamental elements of the final system, the plant interface and controller implementation as shown in figure 4.2.1 can now be explored in more detail. Firstly, to prevent the diagrams from becoming cluttered some functionality table 4.7.1.

symbol	name	description
	task manager port	Every circuit that requires careful timing is connected to the task manager through this port. Instead of a line, this symbol indicates that the circuit is connected to the task manager.
$\geqslant$	right hand bit shift	These circuits bit shift the incoming signal by a pre- programmed amount.
Hold	Hold circuit	This circuit receives the control effort for the next time step and holds the control effort to be released at the right time.

Table 4.7.1: Table of all symbols used in the plant interface and controller diagrams

During operation, the plant interface utilises counters to time when to measure sensor data and when to push control effort. As stated earlier in section 4.6, calculation of the control effort takes time and thus the future control effort is calculated at each current time step. The control effort is applied at the same clock tick that

the sensor data is read, encrypted and then sent to the controller. The controller calculates the next observer states and control effort utilising the encrypted control effort and observer state from previous time steps. The calculated control effort and observer states are then sent back to the plant interface for decryption, application and re-encryption.



The inner workings of the pant interface is shown in detail in figure 4.7.1.

Figure 4.7.1: Detailed view of the plant interface circuit. The blue lines represent data lines. The green line and red line represent the public-key and private-key signal lines respectively. The black line is the 256-bit line which transmit uniformly distributed numbers. The SS-data line is the bus connection transmitting all state-space matrices, observer gains and controller gains.

The task manager turns on the key generator at boot up. The done flag signal line is connected to the Statespace encryption circuit. The circuit encrypts the state-space matrices, controller gains and observer gains. These signals are summarised by thick blue dashed arrow with the label "SS-data". When the SS-data has been encrypted and transmitted, the Task manager starts the timer for nominal operation. At a set interval the decryption circuits are triggered. Note that the controller assumes that the new observer states and control effort are supplied before the end of one controller time-step. The decryption and encryption circuits are connected such that the first decryption triggers a cascade. First one decryption circuit is given the start signal by the task manager. The done flag of this decryption unit is connected to the start signal input of the encryption circuit that follows. When an Encryption circuit is encrypting the input it requests random numbers from the LFSR-circuit. When enough random numbers have been supplied, the encryption circuit signals the next decryption unit, to start decrypting and encrypting the next observer state or control effort. This is repeated until all inputs have been decrypted and encrypted again. When all re-encryption has been performed, the data is sent.

As discussed earlier in section 4.2, multiplication using fixed point numbers causes the number of fractional bits to grow and on top of that, FHE has limited multiplicative depth. To deal with this issue, a solution is to send the observer state and control effort back to the plant, where they can be decrypted, truncated and then re-encrypted, after which they are sent to the controller along with the new measurements. Besides this, it is necessary to perform sign extension of the state space and gain matrices to ensure validity of all computations.

When the controller is done calculating, it sends the plant interface the control effort of the next time step

and so the control effort is held until the current control cycle ends (see the 🖾-symbol).

Finally, figure 4.7.2 shows the controller circuit. When the controller unit has received the SS-data at boot up, the controller is ready for operation. When it receives the encrypted observer states and control-effort the calculation of the following observer state and control effort commences. Not all calculations can be performed in parallel, therefore the controller has two arithmetic circuits available to for matrix vector arithmetic. Each multiplication or addition of two values is performed through matrix multiplication and addition of the corresponding ciphers. A memory unit contains all SS-data and the calculation results. The memory unit supplies the inputs to the addition and multiplication unit to cycle through all the necessary calculations to perform the matrix vector multiplications of the underlying values. When the memory unit receives a start signal, the matrix multiplication unit start too for the first calculation. The initial instruction is performed as the counter is set to 0. When a calculation is done, the counter is incremented and the flag signal is carried to either the multiplication circuit or the addition unit depending on the counter state. Depending on the counter state, the memory unit will pass the signal to either arithmetic circuit. After the final value of the counter, the counter will reset to zero and the new observer states and control effort are sent back to the plant interface.



Figure 4.7.2: Detailed view of the controller circuit. Blue lines represent data lines. The black lines coming from the matrix multiplication and addition circuits are flags that signal that a matrix multiplication or addition has completed. The OR-block drives a counter so that when either matrix multiplication or addition has completed, the counter is incremented. The count is read by the memory unit so that it passes the correct matrices to the matrix multiplication and addition units.

## 5

### Results

This chapter will present an implementation of the control system as discussed in previous examples, providing all design parameters. This chapter will start of with section 5.1 which will go into detail on the model that will be used as a use-case as well as the configuration of the controller. Section 5.1.1 describes the physical model of a double pendulum followed by section 5.1.2 which demonstrates tests the observability and controllability of the system. Section 5.1.3 discusses the selection of a suitable sampling frequency for control. Section 5.1.4 describes the requirements on the fixed point representation derived from the controller topology as introduced earlier in section 4.1. Section 5.1.5 covers the tuning of the controller parameters. Section 5.2 presents plots to show the performance of the system for a couple different sampling times. The final section of the chapter, section 5.3 will discuss the hardware requirements for given security parameters, sampling times and the amount mathematical operations necessary for the operation of a controller. This will enable the reader to determine the hardware requirements for their controller of choice. Section 5.3 will also provide the reader with an example, specifying the hardware requirements for a given implementation of the controller setup as discussed in section 5.1.

#### 5.1. Pendulum

The system that will be used to implement the control system on will be an inverted double pendulum. A double pendulum is a nonlinear system that requires a controller that operates at a high sampling rate. This makes it a good system to analyse whether the encryption is fast enough to enable real-time control. The following section will describe the model of the double pendulum.

#### 5.1.1. Model

The pendulum consists of two links, each a length of  $\ell_1$  and  $\ell_2$ . The position of each link is described by two angles,  $\theta_1$  and  $\theta_2$ , see figure 5.1.1.



Figure 5.1.1: Drawing of pendulum model

Angles  $\theta_1$  and  $\theta_2$  can be measured with sensors in the joints. The dynamics of the system are the following:

$$\theta = \begin{bmatrix} \theta_{1} \\ \theta_{2} \end{bmatrix}$$

$$\begin{cases} M(\theta)\ddot{\theta} + C(\theta,\dot{\theta})\dot{\theta} + G(\theta) = \begin{bmatrix} T & 0 \end{bmatrix}^{\top}, \\ T + \tau_{e}\dot{T} = k_{m}u \\ M(\theta) = \begin{bmatrix} P_{1} + P_{2} + 2P_{3}\cos\theta_{2} & P_{2} + P_{3}\cos\theta_{2} \\ P_{2} + P_{3}\cos\theta_{2} & P_{2} \end{bmatrix}$$

$$C(\theta,\dot{\theta}) = \begin{bmatrix} b_{1} - P_{3}\dot{\theta}_{2}\sin\theta_{2} & -P_{3}(\dot{\theta}_{1} + \dot{\theta}_{2})\sin\theta_{2} \\ P_{3}\dot{\theta}_{1}\sin\theta_{2} & b_{2} \end{bmatrix}$$

$$G(\theta) = \begin{bmatrix} -g_{1}\sin\theta_{1} - g_{2}\sin(\theta_{1} + \theta_{2}) \\ -g_{2}\sin(\theta_{1} + \theta_{2}) \end{bmatrix}$$

$$P_{1} = m_{1}c_{1}^{2} + m_{2}l_{1}^{2} + I_{1} \quad P_{2} = m_{2}c_{2}^{2} + I_{2}$$

$$P_{3} = m_{2}l_{1}c_{2}$$

$$g_{1} = (m_{1}c_{1} + m_{2}l_{1})g \qquad g_{2} = m_{2}c_{2}g$$

$$(5.1.1)$$

In this model, *g* is the gravitational constant on earth, *c* is the centre of mass of a link, *I* is the inertia of a link and *b* the damping coefficients in the two joints. Control effort *u* can range between -1 and 1 and the maximum torque of the motor is  $k_m$ . Finally,  $\tau_e$  is the time constant of the motor. See the following table for the values of each parameter that reflect a real setup (double pendulums found in the TU Delft, 3me, DCSC lab):

Parameter	Value	Parameter	Value
$m_1$	0.125 kg	$m_2$	0.05 kg
$l_1$	$0.1 \ m$	$l_2$	$0.1 \ m$
$c_1$	-0.04 m	$c_2$	0.06 <i>m</i>
$I_1$	$0.074 \ kgm^2$	$I_2$	$0.00012 \ kgm^2$
$b_1$	$4.8 \ kg s^{-1}$	$b_2$	$0.0002 \ kg s^{-1}$
$k_m$	50 Nm	$ au_e$	0.03 s
g	$9.81 m s^{-2}$		

Table 5.1.1: Model and encryption parameters

#### 5.1.2. Stability

The upright position of the pendulum is unstable, but is stabilisable with appropriate control. A viable approach is discrete time control. To do so, the system must first be linearised around the target equilibrium, which is at  $\theta_1 = 0$ ,  $\theta_2 = 0$ . First, isolate  $\ddot{\theta}_1$  and  $\ddot{\theta}_2$  from equation 5.1.1:

$$\ddot{\theta}_{1} = -\frac{1}{P_{3}^{2}\cos(\theta_{2})^{2} - P_{1}P_{2}}(\cos(\theta_{2})\sin(\theta_{2})P_{3}^{2}\dot{\theta}_{1}^{2} + P_{2}*\sin(\theta_{2})P_{3}\dot{\theta}_{1}^{2} + 2P_{2}\sin(\theta_{2})P_{3}*\dot{\theta}_{1}\dot{\theta}_{2} + P_{2}*\sin(\theta_{2})P_{3}\dot{\theta}_{2}^{2} + b_{2}\cos(\theta_{2})P_{3}\dot{\theta}_{2} - g_{2}\sin(\theta_{1} + \theta_{2})\cos(\theta_{2})P_{3} - P_{2}b_{1}\dot{\theta}_{1} + P_{2}b_{2}\dot{\theta}_{2} + P_{2}T + P_{2}g_{1}\sin(\theta_{1}))$$
(5.1.2)

$$\ddot{\theta}_{2} = \frac{1}{P_{3}^{2}\cos(\theta_{2})^{2} - P_{1} * P_{2}} (P_{2}T - P_{2}b_{1}\dot{\theta}_{1} + P_{1}b_{2}\dot{\theta}_{2} + P_{2}b_{2}\dot{\theta}_{2} - P_{1}g_{2}\sin(\theta_{1} + \theta_{2}) + P_{3}T\cos(\theta_{2}) + P_{2}g_{1}\sin(\theta_{1}) - P_{3}b_{1}\dot{\theta}_{1}\cos(\theta_{2}) + 2P_{3}b_{2}\dot{\theta}_{2}\cos(\theta_{2}) + 2P_{3}\dot{\theta}_{2}^{2}\dot{\theta}_{1}^{2}\cos(\theta_{2})\sin(\theta_{2}) + P_{3}^{2}\dot{\theta}_{2}^{2}\cos(\theta_{2})\sin(\theta_{2}) - P_{3}g_{2}\sin(\theta_{1} + \theta_{2})\cos(\theta_{2}) + (5.1.3)$$
$$P_{1}P_{3}\dot{\theta}_{1}^{2}\sin(\theta_{2}) + P_{2}P_{3}\dot{\theta}_{1}^{2}\sin(\theta_{2}) + P_{2}P_{3}\dot{\theta}_{2}^{2}\sin(\theta_{2}) + P_{3}g_{1}\cos(\theta_{2})\sin(\theta_{1}) + 2P_{3}^{2}\dot{\theta}_{1}\dot{\theta}_{2}\cos(\theta_{2})\sin(\theta_{2}) + 2P_{2}P_{3}\dot{\theta}_{1}\dot{\theta}_{2}\sin(\theta_{2}))$$

Define a state vector *x* and a nonlinear function which calculates the derivative of *x*:

$$x = \begin{bmatrix} \theta_1 \\ \dot{\theta}_1 \\ \theta_2 \\ \dot{\theta}_2 \\ T \end{bmatrix} \qquad \dot{x} = f(\theta_1, \dot{\theta}_1, \theta_2, \dot{\theta}_2, T, u) = f(x, u) = \begin{bmatrix} \dot{\theta}_1 \\ \ddot{\theta}_1 \\ \dot{\theta}_2 \\ \ddot{\theta}_2 \\ \dot{T} \end{bmatrix}$$
(5.1.4)

We can then derive state space matrices by determining the jacobian of function f(x) with respect to x and u:

$$\begin{aligned} \dot{x} = Ax + Bu \\ y = Cx + Du \end{aligned}$$

$$C = \begin{bmatrix} 1 & 0 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 \end{bmatrix} \qquad D = 0$$

$$\frac{\partial f(x, u)}{\partial x} = A = \begin{bmatrix} 0 & 1 & 0 & 0 & 0 \\ a_1 & a_2 & a_3 & a_4 & a_5 \\ 0 & 0 & 0 & 1 & 0 \\ a_6 & a_7 & a_8 & a_9 & a_{10} \\ 0 & 0 & 0 & 0 & -\frac{1}{\tau_2} \end{bmatrix} \qquad \frac{\partial f(x, u)}{\partial u} = B = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \\ \frac{k_m}{\tau_e} \end{bmatrix}$$

$$a_1 = \frac{P_{3}g_2 - P_2g_1}{(P_3^2 - P_1P_2)} \qquad a_2 = \frac{P_2b_1}{P_3^2 - P_1P_2} \qquad a_3 = \frac{P_{3}g_2}{P_3^2 - P_1P_2}$$

$$a_4 = -\frac{P_2b_2 + P_3b_2}{P_3^2 - P_1P_2} \qquad a_5 = \frac{P_2}{P_3^2 - P_1P_2} \qquad a_6 = -\frac{P_1g_2 - P_2g_1 - P_3g_1 + P_3g_2}{P_3^2 - P_1P_2} \\ a_7 = -\frac{P_2b_1 + P_3b_1}{P_3^2 - P_1P_2} \qquad a_8 = -\frac{P_1g_2 + P_3g_2}{P_3^2 - P_1P_2} \qquad a_9 = \frac{P_1b_2 + P_2b_2 + 2P_3b_2}{P_3^2 - P_1P_2} \end{aligned}$$
(5.1.7)

Now we must investigate controlability and observability of the system. The linearisation of the sytem is LTI, therefore controlability and observability can be tested using the Hautus tests (see *Feedback systems: An introduction for scientists and Engineers*[45] for more information). The linearised has five unique eigenvalues and eigenvetors. Two modes of the system are unstable (two positive eigenvalues). Now take matrices:

$$\begin{bmatrix} \lambda I - A, B \end{bmatrix}$$

$$\begin{bmatrix} \lambda I - A; C \end{bmatrix}$$
(5.1.8)

Both matrices are full rank for each eigen value  $\lambda$  of A, therefore the system is both controllable an observable (See section A.1 in the appendix for the numerical calculations). Given that the nonlinear is continuously differentiable and time independent, the nonlinear system is locally controllable and locally observable. We know now that the system can be stabilised given the control input and sensor data that is available. However there is one last complication. Discrete control will be used, which means that the criteria mentioned above may not hold if sampling times are not small enough. given infinite sampling time.

Firstly, take the discretisation of matrices *A* and *B* (see *Computer controlled systems* [44] for more information):

$$A_d = e^{An}$$
  

$$B_d = \int_0^h e^{As} ds \cdot B$$
(5.1.9)

where *h* denotes sampling time. Matrix *C* does not have to be discretised. To determine the controlability of the system take the controllability matrix ( $W_c$ ) and observability matrix ( $W_o$ ) [44]:

$$W_{c} = \begin{bmatrix} B_{d} & A_{d}B_{d} & A_{d}^{2}B_{d} & A_{d}^{3}B_{d} & A_{d}^{4}B_{d} \end{bmatrix}$$

$$W_{o} = \begin{bmatrix} C \\ CA_{d} \\ CA_{d}^{2} \\ CA_{d}^{3} \\ CA_{d}^{4} \end{bmatrix}$$
(5.1.10)

Both are full rank, which means that the discrete system too, is controllable and observable.

#### 5.1.3. Sampling time

Before moving on to the controller design, sampling time has to be selected to ensure that the controller is able to stabilise the system successfully. To reconstruct a continuous time signal correctly, according to Nyquist's sampling theorem, the sampling frequency has to be at least twice the highest frequency that the system exhibits [44]. This is necessary, but not sufficient condition. A rule of thumb that is commonly used is to set the sampling time to be at least 30 times the bandwidth of the target system [6].



Figure 5.1.2: Bode diagram of  $\theta_1$  and  $\theta_2$ 

The bode diagram in figure 5.1.2 shows that the fastest frequency in the measurement data (crossover frequency) is that of  $\theta_2$  at around 16 *rad/s* which is a frequency of 2.55 Hz. According to the rule of thumb as stated earlier, the sampling frequency should be at least  $2.55 \cdot 30 \approx 76$  Hz. For good measure, the sampling frequency is chosen to be 100 Hz.

#### 5.1.4. Encrypted state space computation

This section will demonstrate how to determine what fractional bit representation will have to be chosen for each signal, gain and state-space matrix. Take the controller from 4.1.3. It is optimised to require the least amount of multiplications.

$$\begin{cases} \hat{\mathbf{x}}(k+1) = \mathbf{A}_{\mathbf{d}} \odot \hat{\mathbf{x}}(k) \oplus \mathbf{B}_{\mathbf{d}} \odot \mathbf{u}(k) + \bar{\mathbf{L}} \odot (\bar{\mathbf{y}}(k) \oplus \mathbf{C} \odot \hat{\mathbf{x}}(k)) \\ \mathbf{u}(k+1) = \bar{\mathbf{K}} \odot \hat{\mathbf{x}}(k+1) \end{cases}$$

To provide consistency, all state space constants are set to represent the same amount of fractional bits  $\varepsilon$  and integer bits  $\delta$ . In short, the state-state matrices and gains are represented as  $Q(\delta, \varepsilon)$ . As an exception, only state-space matrix **C** should be set to  $Q(\delta, 0)$ . The reason for this will become clear shortly. The observer requires are two homomorphic multiplications to evaluate

$$\bar{\mathbf{L}} \odot (\bar{\mathbf{y}}(k) \oplus \mathbf{C} \odot \hat{\mathbf{x}}(k)) \tag{5.1.11}$$

And one homomorphic multiplication to evaluate each partial product

$$\mathbf{A}_{\mathbf{d}} \odot \hat{\mathbf{x}}(k) \tag{5.1.12}$$

and

$$\mathbf{B}_{\mathbf{d}} \odot \mathbf{u}(k) \tag{5.1.13}$$

If partial products  $\bar{\mathbf{y}}(k)$  and  $\mathbf{C} \odot \hat{\mathbf{x}}(k)$  were to have different amounts of fractional bits, it would not be possible to correctly add them up without manipulating them first. Matrix  $\mathbf{C}$  contains no fractional bits and only contains ones and zeros and so  $\mathbf{C} \odot \hat{\mathbf{x}}(k)$  does not change the representation of  $\hat{\mathbf{x}}(k)$ . If signals  $\hat{\mathbf{x}}(k)$  and  $\bar{\mathbf{y}}(k)$ are represented as  $Q(\delta, \varepsilon)$ , then partial product 5.1.11 is represented as  $Q(\delta, 2 \cdot \varepsilon)$ . Signal  $\mathbf{u}(k)$  should also be set to  $Q(\delta, \varepsilon)$  during re-encryption so that 5.1.13 is represented as  $Q(\delta, 2 \cdot \varepsilon)$ . The addition of products 5.1.11, 5.1.12 and 5.1.13 will then be represented as  $Q(\delta, 2 \cdot \varepsilon)$  (addition does not induce a shift of the decimal point). The next control effort  $\mathbf{u}(k+1)$  will then be represented as  $Q(\delta, 3 \cdot \varepsilon)$ . To ensure that  $Q(\delta, 3 \cdot \varepsilon)$  is supported by the Gentry scheme [22], the register size should be set to

$$\ell = \delta + 3 \cdot \varepsilon \tag{5.1.14}$$

Where  $\delta$  and  $\varepsilon$  should be set such that the observer is precise enough whilst allowing for large enough integers. Note that only signal  $\mathbf{u}(k+1)$  has  $3 \cdot \varepsilon$  fractional bits. If the control effort is smaller in size than any of the other signals, one could opt for a smaller register size. In the case of the system presented in 5.1, the control effort remains between 0 and 1, whereas the observer states can take on values at around 3/4. From testing, it appears the control effort requires around 22 fractional bits to for the system to run smoothly. The control effort remains between 0 and 1 and so requires only one integer bit. Therefore the register size can be set to be  $\ell = 2 + 3 \cdot \varepsilon = 2 + 3 \cdot 22 = 68$  bits. This means that  $\hat{\mathbf{x}}(k+1)$  will be represented as  $Q(\ell - 2 \cdot \varepsilon, 2 \cdot \varepsilon) = Q(24, 44)$  which should provide more than enough precision and space for the integer part. Finally, fractional bit representation utilises 2's complement convention to represent sign. After multiplication, the decimal point shifts and therefore the sign bit does too. To ensure correct sign changes, sign extension of the state-space matrices and gains is required. To perform sign extension, simply take the sign bit of a given value with representation  $Q(\delta, \varepsilon)$  and convert it to  $Q(\ell, \varepsilon)$  by setting the remaining most significant bit to the value of the sign bit.

#### 5.1.5. Tuning

To place the poles of the closed loop system, the gains can be generated using discrete LQ-optimal control (see *Computer controlled systems* [44] for more information). The poles of the observer can be hand tuned, as it is less sensitive.

Given the state space discription of the linear system:

$$x(k+1) = A_d x(k) + B_d u(k)u(k) = -Kx(k)$$

Take the cost function:

$$J = \sum_{k=0}^{\infty} (x(k)^{\top} x(k) + u(k)^{\top} R u(k) + 2x(k)^{\top} N u(k))$$
(5.1.15)

Using the control law u(k) = -Kx(k), the optimal trajectory can be reached by setting gain matrix K to:

$$K = (R + B_d^{\top} P B_d)^{-1} (B_d^{\top} P A_d + N^{\top})$$
(5.1.16)

where *P* is the solution to the algebraic Riccati equation:

$$P = A_d^{\top} P A_d - (A_d^{\top} B_d + N)(R + B_d^{\top} P B_d)^{-1} (B_d^{\top} P A_d + N^{\top}) + Q$$
(5.1.17)

To find the optimal gain, matrix *Q* has been set to:

and R = 1 and N = 0. Matrix Q only affects  $\theta_1$  and  $\theta_2$  as those are the only state variables that should be prioritised in terms of returning to zero. Variable R has been made larger in proportion to ensure that the pendulum is operated smoothly. Variable N has been set to zero as control effort, as there is no desire for two way-coupling.

The observer gains have been tuned by hand. The poles of the observer gain have to be within the unit circle, but have been chosen to be close to one, to ensure that the observer is fast enough, but such that it converges gradually. The error dynamics e(k) of the observer can be derived as follows:

$$\begin{aligned} \hat{x}(k+1) &= A_d \hat{x}(k) + B_d u(k) + L(y(k) - C \hat{x}(k)) \\ e(k+1) &= x(k+1) - \hat{x}(k+1) = \\ A_d x(k) + B_d u(k) - (A_d \hat{x}(k) + B_d u(k) + L(y(k) - C \hat{x}(k))) = \\ A_d (x(k) - \hat{x}(k)) - L(C x(k) - C \hat{x}(k)) = \\ A_d e(k) - LC(x(k) - \hat{x}(k)) = A_d e(k) - LC e(k) = \\ (A_d - LC) e(k) \end{aligned}$$
(5.1.19)

Matrix *L* has been set such that the poles of  $(A_d - LC)$  are [0.8, -0.8, 0.6, -0.6, 0.5]. These gains have been tuned by hand (by comparing results) results in an observer that reacts quickly. The poles have been placed as such to ensure that the observer operates smoothly. If the poles would be chosen to be too fast, the controller would respond erratically. The performance of the tuning will be discussed in the next section.

#### 5.2. Performance

A major benefit of using a fully homomorphic encrytion scheme is that it can be used to implement discrete time feedback controllers without the need for alteration. The resulting hardware simulation then yields exactly the same results as compared with the MATLAB simulation which does not apply any encryption. Figure 5.2.1 shows both simulation results in one set of plots (MATLAB simulation in red and FPGA hardware simulation in blue).



(b) Motor torque and control effort

Figure 5.2.1: Simulation results of both the MATLAB simulation (no encryption) and FPGA hardware simulation

The controller gains and observer gains from section 5.1.5 result in a smoothly operating feedback controller. Figure 5.2.2 shows the FPGA hardware simulation. Both the system states and observer states are visible. Note that the observer quickly and smoothly track the actual states.



Figure 5.2.2: Plot FPGA hardware simulation showing the system states and observer states

The reliable observer allows for swift operation of the controller, bringing the pendulum in equilibrium position with only a few direction changes. Finally, figure 5.2.3 shows a difference plot of all states, the  $L_1$  norm of the difference of the states from the FPGA hardware simulation and the MATLAB simulation.



(b) Motor torque and control effort

Figure 5.2.3: Plots that show the difference between the MATLAB simulation and FPGA harware simulation

The difference plots closely track scaled versions of the respective derivatives. This demonstrates that the two

simulations are almost exactly the same. Note that at some time steps there is some high frequency noise, this is likely due to rounding errors which are expected when using limited precision (which is inherent to digital computation).

#### 5.3. Hardware utilisation

To understand the limitations of the feedback system (as illustrated in chapter 4) it is important to record the hardware utilisation of a given implementation on an FPGA. Unfortunately, recording the hardware utilisation of the entire system (both FPGA's) would be infeasible given the amount of parameters that can be tuned and the amount of modules that make up the system. To narrow down the scope, this section will consider the most critical part of the system. The plant interface is considerably less demanding with respect to hardware utilisation than the controller. The plant interface has to encrypt and decrypt the sensor data, observer states and control effort. The controller has to take the same data and perform an amount of computations that is many orders of magnitude larger than the computations performed by plant interface. Furthermore, DSP units are not needed due to the alterations made to the Gentry scheme. The hardware resource that is the limiting factor in the hardware design are Slice registers. Slice registers can store ciphers and intermediate results. Slice registers are the resource that is depleted first when synthesising a design and so slice register utilisation will be the measure used to measure the size of a given design. The utilisation of a cipher multiplication circuit and a cipher addition circuit will be explored in the following subsections.

#### 5.3.1. Homomorphic multiplication and addition circuits

As discussed earlier in section 4.5, the calculation of the matrix multiplication of two matrices can be divided up in multiple ways (see figure 5.3.1). The user can specify how many elements in the output cipher should be calculated at a time (per clock tick).

$$\begin{bmatrix} 0 & 9 & 3 & 3 \\ 8 & 4 & 0 & 8 \\ 10 & 2 & 4 & 8 \\ 1 & 6 & 0 & 8 \end{bmatrix} \begin{bmatrix} 5 & 10 & 8 & 4 \\ 3 & 7 & 10 & 4 \\ 8 & 3 & 9 & 8 \\ 9 & 3 & 1 & 1 \end{bmatrix} \rightarrow \begin{bmatrix} 78 & 81 \\ 124 & 132 \\ & & & \\ & & & \\ & & & \\ & & & & \\ &$$

5.1: Illustration of a matrix multiplication where multiple elements of the result are calculated at a time.

It stands to reason that calculating more elements per clock tick requires more hardware. As discussed in section 3.2, a reduced cipher consists of  $(n+1) \cdot \ell \times (n+1)$  elements that are stored in  $\ell$  sized containers. Hence the total amount of bits that a cipher contains is  $(n+1) \cdot \ell \cdot (n+1) \cdot \ell = ((n+1)\ell)^2$ . To illustrate the hardware utilisation for different configurations of parallelism, figures 5.3.1 and 5.3.2 compile data from synthesised designs in two plots, one of a homomorphic multiplication circuit and the other of a homomorphic addition circuit. The blue lines represent the hardware utilisation for a given size of a cipher in bits. A cipher contains  $((n+1)\ell)^2$  bits, multiple configurations of security parameter n and register size  $\ell$ . For example, a security parameter n = 3 and  $\ell = 16$  results in a cipher containing  $((n+1)\ell)^2 = 4096$  bits. Choosing n = 7 and  $\ell = 8$  also results in a cipher consisting  $((n+1)\ell)^2 = 4096$  bits. These two configurations have the same utilisation and so figures 5.3.1 and 5.3.2 can be used to determine the utilisation of a configuration of choice. These diagrams have been generated by synthesising hardware designs on a Nexys 4 FPGA for a selection of parameter. This data has then been used to fit curves. Exact hardware utilisation will be different on different FPGA's, because the exact lay-out of hardware components will influence how a hardware design is synthesised. The green line that follows the green vertical axis on the right, is a plot of the amount of clock ticks it takes to completely compute a cipher multiplication.



Figure 5.3.1: Utilisation plot of multiplication unit



Figure 5.3.2: Utilisation plot of multiplication unit

There are many cipher sizes that could be considered that are not shown in the diagram. It is however possible to use figure 5.3.1 by interpolating between two existing utilisation lines. How to do this will be described in more detail in the next section.

#### 5.3.2. Using utilisation plots

There are a couple ways that figures 5.3.1 and 5.3.2 can be used. A design use case could be that the size of the cipher is known. If an FPGA is already selected and the maximum allowable utilisation is known, one could use the plot to determine how long it would take to perform homomorphic multiplications.

Take figure 5.3.3. Given is that there a maximum of  $10^4$  slice registers are available for the multiplication circuit and security parameter is set to n = 7 and register size is set to  $\ell = 8$  and so the cipher will consist of 4096 bits. To find the highest possible performance level, first find the intersection with the utilisation line (read the utilisation on the blue axis on the left) that matches 4096 bits (step 1). Then move down along a vertical line to find the height of the green line at that horizontal position (step 2). Now read the amount of



clock ticks it would take from the green axis on the right. Rounding up, computing the cipher multiplication would take 200 clock ticks (the cipher would be broken up in 200 blocks).

Figure 5.3.3: Utilisation plot of multiplication unit

An alternative scenario could be that the size of the ciphers is known and the necessary level of performance is known and one would like to decide what platform would be needed to meet the requirements. It is given that the cipher will be 16384 bits in size. The target sampling frequency of the system is 100 Hz and the amount of cipher multiplications that have to be computed is 1217. To reach the target performance, an FPGA would have  $1/(100 \text{ Hz} \cdot 6000) = 1.6667 \,\mu\text{s}$  to compute one matrix multiplication. Assuming that the FPGA a clock rate of 400 MHz (a common clock rate) then the FPGA should not need more than  $1/(100 \text{ Hz} \cdot 6000) \cdot 400 \text{ MHz} = 666.667$  clock ticks to calculate the result. Figure 5.3.4 illustrates how to find the minimum amount of slice registers needed for a hardware design that meets the requirements. To make the search easier, take the maximum amount of clock tick to be 640. To find the minimum utilisation in figure 5.3.4, find the 640 clock tick point on the green line (step 1). Next draw a vertical line and find the intersection of this line with the blue 16384-bits line (step 2). Finally read the utilisation at the point of intersection on the blue axis on the left hand side (step 3). A hardware design would require around  $10^4$  slice registers. This can then be used to determine what FPGA would have the required amount of slice registers.



Figure 5.3.4: Utilisation plot of multiplication unit

# 6

## Conclusion

The goal of this thesis has been to answer the research question *given a novel adaptation and implementation of homomorphic feedback control, what level of performance can currently be reached?* To answer this question, the following research sub-questions have to be answered:

- What are the challenges of using fully homomorphic encryption in feedback control?
- How can the underlying mathematics of Gentry's encryption scheme be rewritten to be suitable for digital computation?
- What is the hardware utilisation of an implementation of feedback control using Gentry's encryption scheme on an FPGA?

In the search of answering these research questions it has become clear that using fully homomorphic encryption in feedback control is very challenging. Both in its implementation and it computational complexity. Large problems to be overcome are limited multiplicative depth and truncation of encrypted values. Sending observer states back to the plant for re-encryption solves both problems, which requires no alteration of the controller topology. Even so, implementing feedback control using FHE is very challenging due to the many considerations. Every multiplication must be taken into account due limitations of fixed point representation. Other solutions to circumvent the problem of truncation require large alterations to the controller topology. FHE also complicates the programming of an implementation of discrete-time feedback control. Encrypted values become cipher matrices and so any single matrix or vector multiplication becomes a series of matrix-vector operations when handling encrypted data. Computational complexity of FHE, the complexity of describing systems using FHE, truncation of encrypted data and limited multiplicative depth are the main cahllenges in implementing fully homomorphic encryption in feedback control. This answers the first research sub-question

#### What are the challenges of using fully homomorphic encryption in feedback control?

Rewriting the Gentry encryption scheme utilising the novel notation, analytical function descriptions and the introduction of reduced ciphers has made it possible to strip encryption and homomorphic operation to their core. The rewritten encryption scheme makes it clear how the scheme can be implemented such that it suits the target hardware platform. This answers the second research sub-question.

How can the underlying mathematics of Gentry's encryption scheme be rewritten to be suitable for digital computation?

The last research sub-question to be answered is

### What is the hardware utilisation of an implementation of feedback control using Gentry's encryption scheme on an FPGA?

The plots presented in section 5.3 provide an estimate for a range of parameter choices. Unfortunately synthesising hardware designs takes a long time (multiple hours to a full day for larger designs). Synthesis of a practical implementation would likely require more powerful hardware than was available during the run of

#### this thesis.

The adaptation of Gentry's scheme by introducing new notation and reduced ciphers simplifies the description and proofs. Analytical descriptions of the functions at the basis of the scheme paved the way towards implementing each operation using a minimal amount of computation and memory. Due to the computational complexity of FHE, previous work on FHE in feedback control has focused on systems that only require control at lower sampling rates, usually in the order of 10 Hz. If the feedback control system as proposed in this thesis is practically implementable, the resulting system would operate at 100 Hz. Unfortunately due to time constraints it has not been possible to confirm that the system can be synthesised. The software that was used to synthesise hardware, Vivado, has exhibited many bugs, which further slowed down the development. Given the data that has been collected it is possible to estimate whether a full scale hardware design can be realised using currently available harware. The Nexys 4, the FPGA used for the purpose this thesis, can run at a clock speed of 450 MHz. The controller design as proposed in section 5.1.4 requires 55 homomorphic multiplications and 12 homomorphic additions. This means that the Nexys 4, would have  $1/(450 \text{ MHz} \cdot 55) = 81818$ clock ticks to finish multiplication and  $1/(450 \text{ MHz} \cdot 12) = 375000$  for multiplication. This means that figures 5.3.2 and 5.3.2 suggest the operations could be computed in very small blocks keeping utilisation low, whilst still finishing computation in time. This can however only be concluded for the smaller ciphers represented in these graphs.

Unfortunately this means that the final research sub-question and main research question cannot yet be answered conclusively. My main recommendation for followup research is therefore the synthesis of a full scale design. The hardware designs that have been generated for this thesis, have been synthesised automatically. Manually invoking hardware components for the some of the circuits would likely speed up synthesis and would allow the design to more fully utilise the capabilities of an FPGA.

An other avenue of research could be a more thorough exploration of the rewritten gentry scheme. This might reveal further optimisations that would decrease hardware utilisation, which would speed up compute time. Also, the rewritten scheme has been tested on an FPGA, however the implementation on a conventional computer may also feasible given the improvements.

Another important issue that requires more research is that of truncation of ciphers. Though there is an FHE scheme that allows for truncation of ciphers, it decreases the chance of successful decryption of truncated ciphers. The novel notation could potentially be used to find a more effective way of truncating ciphers. If truncation on ciphers is feasible, that would still leave the issue of multiplicative depth. Works such as [26] have suggested modelling the error introduced by FHE and incorporating it into the controller topology. Incorporating such solutions remove the need for truncation at the plant which would lower the computational burden on the plant interface.

In conclusion, the improvements made to the Gentry encryption scheme have improved performance and the implementation on a feedback controller have laid the foundation for practical implementation. This is however only the beginning. Hopefully this work will help to take a step toward the design of a viable type homomorphic encryption in feedback control.

## Appendices

## A

## Numerical tests of feedback controller and system

#### A.1. Hautus tests

Using the data from tabel 5.1.1, the eigenvalues and corresponding eigenvectors of A are

$$\lambda = \begin{bmatrix} 9.58 & 0 & -10.24 & -64.53 & -33.33 \end{bmatrix}$$

$$V = \begin{pmatrix} \begin{bmatrix} 5.03E - 05 \\ 4.82E - 4 \\ -1.04E - 1 \\ -9.95E - 1 \\ 0 \end{bmatrix}, \begin{bmatrix} 7.07E - 1 \\ 0 \\ -7.07E - 1 \\ -3.65E - 15 \\ 0 \end{bmatrix}, \begin{bmatrix} -7.89E - 05 \\ 8.08E - 4 \\ -9.72E - 2 \\ 9.95E - 1 \\ 0 \end{bmatrix}, \begin{bmatrix} -6.80E - 3 \\ 4.39E - 1 \\ 1.39E - 1 \\ -8.98E - 1 \\ 0 \end{bmatrix}, \begin{bmatrix} -9.05E - 3 \\ 3.02E - 1 \\ 1.94E - 2 \\ -6.47E - 1 \\ 7.00E - 1 \end{bmatrix})$$
(A.1.1)

 $<sup>\</sup>lambda_1$  to  $\lambda_5$  represent the eigenvalues from high to low and  $V_1$  to  $V_5$  are the corresponding eigenvectors. The system has 3 stable modes and 2 unstable modes. Now take  $[I\lambda_i - A, B]$  for all eigenvalues:

	9.58	-1	0	0	0	0
	0.40	74.10	0.40	-0.0054	-13.44	0
$[\lambda_1 I - A, B] =$	0	0	9.58	-1	0	0
	-98.89	-129.03	-98.89	10.26	26.88	0
	0	0	0	0	42.91	1666.67
	0	-1	0	0	0	0 ]
	0.40	64.52	0.40	-0.0054	-13.44	0
$[\lambda_2 I - A, B] =$	0	0	0	-1	0	0
	-98.89	-129.03	-98.89	0.68	26.880	
	0	0	0	0	33.33	1666.67
	[-10.24	-1	0	0	0	0 ]
	0.40	54.28	0.40	-0.0054	-13.44	0
$[\lambda_3 I - A, B] =$	0	0	-10.24	-1	0	0
	-98.89	-129.03	-98.89	-9.56	26.880	
	0	0	0	0	23.09	1666.67
	-64.53	-1	0	0	0	0 ]
	0.40	-0.017	0.40	-0.0054	-13.44	0
$[\lambda_4 I - A, B] =$	0	0	-64.53	-1	0	0
	-98.89	-129.03	-98.89	-63.85	26.880	
	0	0	0	0	-31.20	1666.67
	-33.33	-1	0	0	0	0 ]
	0.40	31.18	0.40	-0.0054	-13.44	0
$[\lambda_4 I - A, B] =$	0	0	-33.33	-1	0	0
	-98.89	-129.03	-98.89	-32.65	26.880	
	0	0	0	0	0	1666.67

(A.1.2)

They can be row reduced to the following reduced echelon forms:

]	1	0	0	5.06E - 5	0	0 ]	
	0	1	0	4.8E - 4	0	0	
$[\lambda_1 I - A, B] \rightarrow$	0	0	1	-0.10	0	0	
	0	0	0	0	1	0	
l	0	0	0	0	0	1	
[	1	0	1	0	0	0 ]	
	0	1	0	0	0	0	
$[\lambda_2 I - A, B] \rightarrow$	0	0	0	1	0	0	
	0	0	0	0	1	0	
l	0	0	0	0	0	1	
[	1	0	0	7.92E - 5	0	0 ]	
	0	1	0	8.11E - 4	0	0	
$[\lambda_3 I - A, B] \rightarrow$	0	0	1	0.10	0	0	(A.1.3)
	0	0	0	0	1	0	
l	0	0	0	0	0	1	
]	1	0	0	7.57E - 3	0	0 ]	
	0	1	0	0.489	0	0	
$[\lambda_4 I - A, B] \rightarrow$	0	0	1	0.015	0	0	
	0	0	0	0	1	0	
l	0	0	0	0	0	1	
]	1	0	0	0	0.013	0 ]	
	0	1	0	0	-0.43	0	
$[\lambda_4 I - A, B] \rightarrow$	0	0	1	0	-0.028	0	
	0	0	0	1	0.92	0	
l	0	0	0	0	0	1	

All matrices are full rank, thus the linearised system is controllable. Next investigate observability, take  $[I\lambda_i - A, C]$  for all eigenvalues:

	9.58	-1	0	0	0
$[\lambda_1 I - A; C] =$	0.40	74.10	0.40	-0.0054	-13.44
	0	0	9.58	-1	0
	-98.89	-129.03	-98.89	10.26	26.88
	0	0	0	0	42.91
	1	0	0	0	0
	0	0	1	0	0
	0	-1	0	0	0
	0.40	64.52	0.40	-0.0054	-13.44
	0	0	0	-1	0
$[\lambda_2 I - A; C] =$	-98.89	-129.03	-98.89	0.68	26.88
	0	0	0	0	33.33
	1	0	0	0	0
	0	0	1	0	0
	-10.24	-1	0	0	0
	0.40	54.28	0.40	-0.0054	-13.44
	0	0	-10.24	-1	0
$[\lambda_3 I - A; C] =$	-98.89	-129.03	-98.89	-9.56	26.88
	0	0	0	0	23.09
	1	0	0	0	0
	0	0	1	0	0
	-64.53	-1	0	0	0
	0.40	-0.017	0.40	-0.0054	-13.44
	0	0	-64.53	-1	0
$[\lambda_4 I - A; C] =$	-98.89	-129.03	-98.89	-63.85	26.88
	0	0	0	0	-31.20
	1	0	0	0	0
	0	0	1	0	0
	-33.33	-1	0	0	0
	0.40	31.18	0.40	-0.0054	-13.44
	0	0	-33.33	-1	0
$[\lambda_4 I - A; C] =$	-98.89	-129.03	-98.89	-32.65	26.88
	0	0	0	0	0
	1	0	0	0	0
	0	0	1	0	0

They can be row reduced to the same reduced echelon form:

	1	0	0	0	0
	0	1	0	0	0
$[\lambda I - A; C] =$	0	0	1	0	0
	0	0	0	1	0
	0	0	0	0	1
	0	0	0	0	0
	0	0	0	0	0

(A.1.5)

(A.1.4)

All matrices  $[I\lambda - A; C]$  are full rank, hence the linearised system is observable.

### A.2. Discrete system controllability and observability tests

The controllability matrix of the system is:

	0.0029	0.0159	0.0326	0.0486	0.0621
	0.8154	1.6003	1.6797	1.4832	1.2095
$W_c =$	-0.0059	-0.03169	-0.0651	-0.0969	-0.1241
	-1.6276	-3.1889	-3.3489	-2.9745	-2.4633
	14.1734	10.1557	7.2769	5.2141	3.7361

The controllability matrix can be row reduced to:

$$W_c \rightarrow \begin{bmatrix} 1 & 0 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 0 & 1 \end{bmatrix}$$
(A.2.2)

The observability matrix of the system is:

[	1	0	0	0	0
	0	0	1	0	0
	1.0000	0.0074	-1.6070E-5	1.6246E - 7	0.0005
	0.0049	0.0053	1.0049	0.0010	-0.0010
147 _	1.0000	0.0112	-5.34213e - 05	3.3693e - 070.0014	
$W_o =$	0.0197	0.0176	1.0197	0.0199	-0.0028
	1.0000	0.0133	-0.0001	2.2883E - 07	0.0025
	0.0444	0.0338	1.0444	0.0301	-0.0049
	1.0	0.0143	-0.0002	-3.1643E - 07	0.0033
Į	0.0791	0.0523	1.0791	0.0405	-0.0067 (A.2.3)

The observability matrix can be row reduced to:

	1	0	0	0	0
	0	1	0	0	0
	0	0	1	0	0
	0	0	0	1	0
	0	0	0	0	1
$W_0 \rightarrow$	0	0	0	0	0
	0	0	0	0	0
	0	0	0	0	0
	0	0	0	0	0
	0	0	0	0	0
	-				(A.2.4)

Both matrices  $W_c$  and  $W_o$  are full rank, which means the discrete time system is controllable and observable.
# B

# Feedback system code

Below, the code used to test the feedback system can be found. Note that large parts of "LFSR256.vhd" have been omitted, because most of the code is repeated with slight only variation (different seeds and corresponding module inference).

#### B.1. CipherAdd\_core.vhd

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
use IEEE.MATH_REAL.ALL;
      use IEEE.NUMERIC_STD.ALL;
use IDDE.Wonlarg_off.....,
library Work;
    use Work.types_package.all;
entity CipherAdd_core is
    port (
                 clk: in std_logic;
calc: in std_logic;
                 input_matA: in matrix_array(0 to FHE_CN-1, 0 to FHE_n);
input_matB: in matrix_array(0 to FHE_CN-1, 0 to FHE_n);
                                        out matrix_array(0 to FHE_CN-1, 0 to FHE_n);
out std_logic
                  output_mat:
                 calc_done:
);
end CipherAdd_core;
architecture Behavioral of CipherAdd_core is
component debounce_comparator is
generic(init : std_logic := '0');
port(
           clk: in std_logic;
db_in: in std_logic;
pulse_out: out std_logic
     ۰.
end component debounce_comparator;
constant paralel_rows_cnt: natural := 1; --FHE_CN;
constant paralel_cols_cnt: natural := 1; --(FHE_n+1);
signal row, new_row: natural range 0 to FHE_CN-1 := FHE_CN-1;
signal col, new_col: natural range 0 to FHE_n := FHE_n;
signal done: std_logic := '1';
signal new_done: std_logic := '0';
signal mat_pipe: matrix_array(0 to FHE_CN-1, 0 to FHE_n) := (others => (others => '0')));
signal calc_done_pipe: std_logic := '0';
begin
debounce_comparator_unit: debounce_comparator
generic map(init => '1')
port map(
                clk=>clk,
db_in=>done,
pulse_out=>calc_done_pipe
            );
row_counting: process(clk, calc, row, col)
procedure MatMul_fun(input_matA, input_matB: matrix_array(0 to FHE_CN-1, 0 to FHE_n); row, col: natural) is --matrix_array is
variable col_bit_cnt : natural range 0 to FHE_CN;
      begin
      begin
if row <= FHE_CN-1 and col <= FHE_n then
for row_sub in 0 to paralel_rows_ent-1 loop
for col_sub in 0 to paralel_cols_cnt-1 loop</pre>
```

mat\_pipe(rowrrow\_mab, col+col\_mab) <= input\_matA(rowrrow\_mab, col+col\_mab) + input\_matB(row-row\_mab, col+col\_mab); end loop; and loop; and fi; and procedure; bgin if rising\_edge(ldb then calc\_deme <= calc\_deme\_pipe; dome <= now\_dome; row <= now\_dome; new\_dome <= 10^\*; end if; end if; end if; end if; end if = rit then maw\_dome <= 10^\*; end if = now\_dome; row\_dome <= 10^\*; end if = now\_dome <= 10^\*;

# **B.2.** CipherMult\_core.vhd

<pre>library IEEE; use IEEE.STD_LOGIC_11 use IEEE.NMTH_REAL.ALL use IEEE.NUMERIC_STD library Work; use Work.types_package</pre>	54.ALL; L; ALL; e.all;
entity CipherMult_core is	
clk: calc:	in std_logic; in std_logic;
<pre>input_matA: input_matB:</pre>	<pre>in matrix_array(0 to FHE_CN-1, 0 to FHE_n); in matrix_array(0 to FHE_CN-1, 0 to FHE_n);</pre>
output_mat: calc_done:	<pre>out matrix_array(0 to FHE_CN-1, 0 to FHE_n); out std_logic</pre>
); end CipherMult_core;	
architecture Behavioral o	f CipherMult_core is
<pre>component debounce_compary generic(init : std_logic port(</pre>	ator is := '0'); d_logic; i_logic; td_logic mparator;
constant paralel_rows_cnt constant paralel_cols_cnt	: natural := FHE_CN/4; : natural := (FHE_n+1)/4;
<pre>signal row, new_row: natu: signal col, new_col: natu:</pre>	<pre>ral range 0 to FHE_CN-1 := FHE_CN-1; ral range 0 to FHE_n := FHE_n;</pre>
<pre>signal done: std_logic := signal new_done: std_logic signal mat_pipe: matrix_a:</pre>	'1'; c := '0'; rray(0 to FHE_CN-1, 0 to FHE_n) := (others => (others => '0')));
signal calc_done_pipe: sto	i_logic := '0';
begin	

debounce\_comparator\_unit: debounce\_comparator
generic map(init => '1')
port map( clk=>clk. uo\_in=>done,
pulse\_out=>calc\_done\_pipe
); row\_counting: process(clk, calc, row, col) procedure MatMul\_fun(input\_matA, input\_matB: matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n); row, col: natural) is --matrix\_array is
variable carry : signed(FHE\_L-1 downto 0) := (others => '0');
variable col\_bit\_cnt : natural range 0 to FHE\_CN; variable cow\_ware. begin if row <= FHE\_CN-1 and col <= FHE\_n then for row\_sub in 0 to paralel\_rows\_cnt-1 loop for col\_sub in 0 to paralel\_cols\_cnt-1 loop carry := (others => '0'); col\_bit\_cnt := 0; for i in 0 to FHE\_n loop for k in 0 to FHE\_n loop dbg0 := row\_sub; dbg1 := col\_sub; dbg2 := i; dbg3 := k; if (input\_matA(row+row\_sub, i)(k) = '1') then carry := carry + input\_matB(col\_bit\_cnt, col+col\_sub); else carry := carry; \_\_\_\_\_, - carry + input\_ma else carry := carry; end if; col\_bit\_cnt := col\_bit\_cnt+i; end loop; end loop; mat\_pipe f~. mat\_pipe(row+row\_sub, col+col\_sub) <= carry; end loop; end loop; end if; end procedure; begin
if rising\_edge(clk) then calc\_done <= calc\_done\_pipe;</pre> done <= new\_done;</pre> row <= new\_row; col <= new\_col;</pre> if done = '0' then MatMul\_fun(input\_matA, input\_matB, row, col); end if; end if; if calc = '1' then
 new\_row <= 0;
 new\_col <= 0;</pre> new\_done <= '0';</pre> else if row >= FHE\_CN-1 then
 if col >= FHE\_n then
 new\_row <= row;
 new\_col <= col;</pre> new\_done <= '1';</pre> else new\_row <= 0; new\_col <= col + paralel\_cols\_cnt;</pre> new\_done <= '0'; end if; else new\_row <= row + paralel\_rows\_cnt; new\_col <= col;</pre> \_ <= col; new\_done <= '0'; end if; end if; end process; output\_print: process(done)
begin
if rising\_edge(done) then output\_mat <= mat\_pipe; end if; end if; end process; end Behavioral;

### B.3. Controller.vhd

theta_ theta_	) : i 1 : i	<pre>n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
upd_u upd_vhi	n : 1	n matrix_Dit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh	J . 1 1 : i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh	2 : i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh	3 : i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh	4 : i	<pre>n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
out_u	: 0	ut matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
out_xn	J : 0	ut matrix_Dit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
out_xh	2 : 0	ut matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);
out_xh	3 : 0	ut matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
out_xh	4 : o	ut matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_00	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_10	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A 30	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_40	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_01	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_11	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_21	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_31	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_41	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_02	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_12	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_22	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_32	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_42	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A 03	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE CN-1):
A_13	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_23	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_33	: i	<pre>n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
A_43	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A 04		matrix bit array(0 to EHE CN_1 0 to EHE CN_1):
A 14	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_24	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_34	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_44	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
D O		
B_0		n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_2	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_3	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_4	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
K O		metrix bit error(0 to FUE CN 1 0 to FUE CN 1).
K_0		n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
K_2	: 1	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
К_З	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
K_4	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
T 00		
L_00 I. 10		n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_20	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_30	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_40	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
T 01		
L_01 I. 11	: 1	n matrix_Dit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L 21	: 1	n matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);
L_31	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_41	: i	n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
neg_on	e : i	<pre>n matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
3 <b>6</b>		and the second
);	tag : o	ut sta_logic
end Controller;		
architecture Behav	ioral of Contro	ller is
component debounce generic(init : std	<pre>_comparator is _logic := '0');</pre>	
port(	in etd logi	
db in:	in std logic;	
pulse_out:	out std_logic	
);		
end component debo	ince_comparator	;
component CipherAd	d_core is	
port (		
CIK:	in st	d_logic;
carc.	11 50	1_10g10,
input_ input_	natA: in m matB: in m	<pre>atrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); atrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
output	_mat: out m	atrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
calc_d	one: out s	td_logic
end component;		
component CipherMu	lt_core is	
port (		
clk:	in st in st	d_logic; d logic:
input_ input_	matA: 1n m matB: in m	<pre>attix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); atrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>

output\_mat: out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); calc\_done: out std\_logic calc\_done:
); end component; constant steps: natural := 85+1; signal i, new\_i: natural range 0 to steps := steps; signal mult, mult\_done, add, add\_done, mult\_flag, add\_flag: std\_logic; signal done: std\_logic := '1'; signal done\_db, boot, boot\_db: std\_logic := '0'; signal xh\_0, xh\_1, xh\_2, xh\_3, xh\_4, new\_u, cur\_u : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1) := (others => '0')); signal new\_xh\_0, new\_xh\_1, new\_xh\_2, new\_xh\_3, new\_xh\_4 : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); signal new\_xh\_tmp\_0, new\_xh\_tmp\_1, new\_xh\_tmp\_2, new\_xh\_tmp\_4 : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1, 0 to FHE\_CN-1, 0 to FHE\_CN-1); signal carry\_0, carry\_1, carry\_2, carry\_3, carry\_4 : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); signal sum\_of\_elements : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); signal cur\_mat1, cur\_mat2, cur\_mult\_out, cur\_add\_out : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); signal start\_delay: std\_logic; begin debounce\_comparator\_unit: debounce\_comparator generic map(init => '1')
port map( db\_in=>clk,
 db\_in=>done,
 pulse\_out=>done\_db
); clk=>clk, debounce\_comparator\_unit\_boot: debounce\_comparator generic map(init => '1')
port map( clk=>clk, db\_in=>boot, pulse\_out=>boot\_db ); done\_flag <= done\_db;</pre> CipherMult\_core\_unit: CipherMult\_core port map( clk=>clk calc=>mult, input\_matA=>cur\_mat1, input\_matB=>cur\_mat2, output\_mat=>cur\_mult\_out, calc\_done=>mult\_done ); CipherAdd\_core\_unit: CipherAdd\_core port map( clk=>clk, calc=>add, input\_matA=>cur\_mat1, input\_matB=>cur\_mat2, output\_mat=>cur\_add\_out, calc\_done=>add\_done ): calculation\_flag\_mux: process(clk) -- process(mult\_flag, add\_flag, mult\_done, add\_done, done, boot\_db, i) end if; if add\_flag = '1' and dome = '0' then
if (add\_flag = '1' and dome = '0') or calc = '1' then
add <= start\_delay or calc;
else</pre> add <= '0'; end if; end if; end process; increment\_logic: process(calc, i) begin if calc = '1' then calc = '1' then
new\_i <= 0;
done <= '0';
 boot <= '0';</pre> else if i = 0 then if i = 0 then new\_i <= i + 1; done <= '0'; boot <= '1'; if i = steps then new\_i <= i; done <= '1';</pre> -...e <= '1'; boot <= '0'; else end process;

sync: process(clk, reset)
begin
if rising\_edge(clk) then if (mult\_done = '1' or add\_done = '1') and calc = '0' then i <= new\_i; elsif calc = '1' then i <= 0; end if; -- if done\_db = '1' then
-- crtl\_effort <= u;
-- end if;</pre> end if; end process; input\_proc\_0: process(i) if i = 0 then cur\_mat1 <= neg\_one; cur\_mat2 <= upd\_ah0; mult\_flag <= '0'; end if; if i = 1 then cur\_mat1 <= neg\_one; cur\_mat1 <= upd\_ah2; mult\_flag <= '1'; add\_flag <= '0'; end if; if i = 0 then cur\_mat1 <= upd\_xh0;</pre> begin if i = 0 then cur\_mat1 <= upd\_xh0; cur\_mat2 <= theta\_0; mult\_flag <= '0'; add\_flag <= '0'; if i = 1 then cur\_mat1 <= upd\_rh0; if i = 1 then cur\_mat1 <= upd\_rh0;</pre> 1 then
 cur\_mat1 <= upd\_xh2;
 cur\_mat2 <= theta\_1;
 mult\_flag <= '0';
 add\_flag <= '1';</pre> end if; if i = 2 then < tnen cur\_mat1 <= L\_00; cur\_mat2 <= new\_xh\_0; mult\_flag <= '1'; add\_flag <= '0';</pre> ada\_-end if; if i = 3 then cur\_mat1 <= L\_01; cur\_mat2 <= new\_xh\_1; mult\_flag <= '0'; ... 4 then
cur\_mat1 <= carry\_0;
cur\_mat2 <= carry\_1;
mult\_flag <= '0';
add\_flag <= '1';</pre> end if; if i = 5 then cur\_mat1 <= L\_10; cur\_mat2 <= new\_xh\_0; mult\_flag <= '1'; add\_flag <= '0';</pre> add\_liag end if; if i = 8 then cur\_mat1 <= L\_20; cur\_mat2 << new\_xh\_0; mult\_flag <= '1'; add\_flag <= '0';</pre> if i = 9 then 9 then cur\_mat1 <= L\_21; cur\_mat2 <= new\_xh\_1; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 10 then ado\_.. end if; if i = 12 then cur\_mat1 <= L\_31; cur\_mat2 <= new\_xh\_1; mult\_flag <= '1'; add\_flag <= '0';

end if; if i = 15 then if i = 15 then cur\_mat1 <= L\_41; cur\_mat2 <= new\_xh\_1; mult\_flag <= '1'; add\_flag <= '0'; end if; if i = 16 then cur\_mat1 <= carry\_0; cur\_mat2 <= carry\_1; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 17 then 17 then
 cur\_mat1 <= B\_0;
 cur\_mat2 <= upd\_u;
 mult\_flag <= '1';
 add\_flag <= '0';</pre> 19 then
 cur\_mat1 <= B\_1;
 cur\_mat2 <= upd\_u;
 mult\_flag <= '1';
 add\_flag <= '0';</pre> end if; if i = 20 then add\_flag <- 1, end if; if i = 23 then cur\_mat1 <= B\_3; cur\_mat2 <= upd\_u; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 24 then 24 then
cur\_mat1 <= new\_xh\_3;
cur\_mat2 <= new\_xh\_tmp\_3;
mult\_flag <= '0';
add\_flag <= '1';</pre> end if; if i = 25 then 25 then
cur\_mat1 <= B\_4;
cur\_mat2 <= upd\_u;
mult\_flag <= '1';
add\_flag <= '0';</pre> add\_f13 end if; if i = 26 then if i = 26 then cur\_mat1 <= new\_xh\_4; cur\_mat2 <= new\_xh\_tmp\_4; mult\_flag <= '0'; add\_flag <= '1'; end if; if i = 27 then cur\_mat1 <= A\_00; cur\_mat2 <= xh\_0; mult\_flag <= '1'; add\_flag <= '0'; end if; end if; if i = 28 then cur\_mat1 <= A\_01; cur\_mat2 <= xh\_1; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 29 then 

mult\_flag <= '1'; add\_flag <= '0'; end if; if i = 32 then Cur\_mat1 <= carry\_0; cur\_mat2 <= carry\_1; mult\_flag <= '0'; add\_flag <= '1';</pre> cur\_mat1 <= carry\_3; cur\_mat2 <= carry\_4; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 36 then 36 then
 cur\_mat1 <= A\_10;
 cur\_mat2 <= xh\_0;
 mult\_flag <= '1';
 add\_flag <= '0';</pre> end if; if i = 37 then end if; if i = 39 then 39 then cur\_mat1 <= A\_13; cur\_mat2 <= xh\_3; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 40 then cur\_mat1 <= A\_14; cur\_mat2 <= xh\_4; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 41 then 41 then
 cur\_mat1 <= carry\_0;
 cur\_mat2 <= carry\_1;
 mult\_flag <= '0';
 add\_flag <= '1';</pre> end if; if i = 42 then 42 then
 cur\_mat1 <= carry\_1;
 cur\_mat2 <= carry\_2;
 mult\_flag <= '0';
 add\_flag <= '1';</pre> end if; if i = 44 then 44 then cur\_mat1 <= carry\_3; cur\_mat2 <= carry\_4; mult\_flag <= '0'; add\_flag <= '1'; end if; if i = 45 then cur\_mat1 <= A\_20; cur\_mat2 <= xh\_0; mult\_flag <= '1'; add\_flag <= '0';</pre> add\_flag end if; if i = 46 then 46 then
 cur\_mat1 <= A\_21;
 cur\_mat2 <= xh\_1;
 mult\_flag <= '1';
 add\_flag <= '0';</pre> ada\_. end if; if i = 47 then cur\_mat1 <= A\_22; cur\_mat2 <= xh\_22; mult\_flag <= '0'; add\_flag end if; if i = 48 then cur\_mat1 <= A\_23; cur\_mat2 <= xh\_3; mult\_flag <= 'l'; add\_flag <= '0';</pre> add\_flag end if; if i = 49 then 49 then
cur\_mat1 <= A\_24;
cur\_mat2 <= xh\_4;
mult\_flag <= '1';
add\_flag <= '0';</pre> end if; if i = 50 then

cur\_mat1 <= carry\_0; cur\_mat2 <= carry\_1; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 51 then if i = 53 then cur\_mat1 <= carry\_3; cur\_mat2 <= carry\_4; mult\_flag <= '0'; add\_flag <= '1'; end if; if i = 54 then cur\_mat1 <= A\_30; cur\_mat2 <= xh\_0; mult\_flag <= '1'; add\_flag <= '0'; end if; end if; if i = 55 then cur\_mat1 <= A\_31; cur\_mat2 <= xh\_1; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 56 then 57 then
 cur\_mat1 <= A\_33;
 cur\_mat2 <= xh\_3;
 mult\_flag <= '1';
 add\_flag <= '0';</pre> end if; if i = 58 then oo then
 cur\_mat1 <= A\_34;
 cur\_mat2 <= xh\_4;
 mult\_flag <= '1';
 add\_flag <= '0';</pre> add\_flag ~~ 0, end if; if i = 59 then cur\_matl <= carry\_0; cur\_mat2 <= carry\_1; mult\_flag <= '0'; add\_flag <= '1'; --4 (f. end if; end if; if i = 60 then cur\_mat1 <= carry\_1; cur\_mat2 <= carry\_2; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 61 then cur\_mat1 <= carry\_2; cur\_mat2 <= carry\_3; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 62 then 62 then
 cur\_mat1 <= carry\_3;
 cur\_mat2 <= carry\_4;
 mult\_flag <= '0';
 add\_flag <= '1';</pre> end if; if i = 65 then bb then
cur\_mat1 <= A\_42;
cur\_mat2 <= xh\_2;
mult\_flag <= '1';
add\_flag <= '0';</pre> end if; if i = 66 then 

end if; if i = 71 then /1 then
 cur\_mat1 <= carry\_3;
 cur\_mat2 <= carry\_4;
 mult\_flag <= '0';
 add\_flag <= '1';</pre> end if; if i = 72 then /2 then cur\_mat1 <= new\_xh\_0; --!/!/!/!/!/////// tm end cur\_mat2 <= new\_xh\_tmp\_0; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 73 then /3 then
 cur\_mat1 <= new\_xh\_1;
 cur\_mat2 <= new\_xh\_tmp\_1;
 mult\_flag <= '0';
 add\_flag <= '1';</pre> 75 then
cur\_mat1 <= new\_xh\_3;
cur\_mat2 <= new\_xh\_tmp\_3;
mult\_flag <= '0';
add\_flag <= '1';</pre> end if; if i = 76 then cur\_mat1 <= new\_xh\_4; cur\_mat2 <= new\_xh\_tmp\_4; mult\_flag <= '0'; add\_flag <= '1';</pre> end if; if i = 77 then cur\_mat1 <= K\_0; cur\_mat2 <= xh\_0; --upd\_xh0; mult\_flag <= '1'; add\_flag <= '0';</pre> add\_i...\_ end if; if i = 78 then cur\_mat1 <= K\_1; cur\_mat2 <= k\_1; --upd\_zh1; mult\_flag <= '1'; add\_flag <= '0'; ... cur\_mat1 <= K\_3; cur\_mat2 <= xh\_3; --upd\_xh3; mult\_flag <= '1'; add\_flag <= '0';</pre> end if; if i = 81 then 81 then
cur\_mat1 <= K\_4;
cur\_mat2 <= xh\_4; --upd\_xh4;
mult\_flag <= '1';
add\_flag <= '0';</pre> add\_fla end if; if i = 82 then if i = 82 then cur\_mat1 <= carry\_0; cur\_mat2 <= carry\_1; mult\_flag <= '0'; add\_flag <= '1'; end if; if i = 83 then cur\_mat1 <= carry\_1; cur\_mat2 <= carry\_2; mult\_flag <= '0'; add\_flag <= '1'; end if; end process; output\_proc\_1: process(clk)
begin if rising\_edge(clk) then
 if i = 0 and mult\_done = '1' then
 new\_ah\_0 <= cur\_mult\_out;</pre> xh\_0 <= upd\_xh0;

$xh_1 \le upd_xh_1;$
$xh_2 \leq upd_xh_2;$ $xh 3 \leq upd xh_3:$
$xh_4 \leq upd_xh_4$ ;
end if; if $i = 1$ and mult_done = '1' then
<pre>new_xh_1 &lt;= cur_mult_out; end if; if i = 0 and add_done = '1' then</pre>
<pre>new_xh_0 &lt;= cur_add_out; cur_u &lt;= new_u;</pre>
<pre>new_u &lt;= upd_u; xh_0 &lt;= upd_xh0;</pre>
$xh_1 \le upd_xh_1;$ $xh_2 \le upd_xh_2:$
$xh_3 \leq upd_xh_3;$
<pre>xn_4 &lt;= upd_xn4; end if;</pre>
<pre>if i = 1 and add_done = '1' then     new_xh_1 &lt;= cur_add_out;</pre>
<pre>end if; if i = 2 and mult_done = '1' then</pre>
end if; if i = 3 and mult_done = '1' then carry 1 <= cur mult out:
end if; if i = 4 and add_done = '1' then
<pre>end if; if i = 5 and mult_done = '1' then</pre>
<pre>carry_0 &lt;= cur_mult_out; end if; if i = 6 and mult_done = '1' then</pre>
<pre>carry_1 &lt;= cur_mult_out; end if; if i = 7 and add done = '1' then</pre>
<pre>new_nt_tmp_1 &lt;= cur_add_out; end if;</pre>
<pre>if i = 8 and mult_done = '1' then</pre>
<pre>if i = 9 and mult_done = '1' then</pre>
<pre>if i = 10 and add_done = '1' then new_xh_tmp_2 &lt;= cur_add_out; end if:</pre>
<pre>if i = 11 and mult_done = '1' then</pre>
if i = 12 and mult_done = '1' then carry_1 <= cur_mult_out;
<pre>end if; if i = 13 and add_done = '1' then</pre>
<pre>end if; if i = 14 and mult_done = '1' then</pre>
<pre>end if; if i = 15 and mult_done = '1' then</pre>
<pre>end if; if i = 16 and add_done = '1' then new xh tmp 4 &lt;= cur add out;</pre>
end if; if i = 17 and mult_done = '1' then
end if; if i = 18 and add_done = '1' then
<pre>new_xh_0 &lt;= cur_add_out; end if;</pre>
<pre>if i = 19 and mult_done = '1' then</pre>
<pre>if i = 20 and add_done = '1' then</pre>
<pre>if i = 21 and mult_done = '1' then</pre>
<pre>end if; if i = 22 and add_done = '1' then new_xh_2 &lt;= cur_add_out;</pre>
<pre>end if; if i = 23 and mult_done = '1' then</pre>
<pre>end if; if i = 24 and add_done = '1' then new xh 3 &lt;= cur add out;</pre>
<pre>end if; if i = 25 and mult_done = '1' then</pre>
end if; if i = 26 and add_done = '1' then
<pre>new_xn_4 &lt;= cur_add_out; end if; if i = 27 and mult_done = '1' then</pre>
<pre>carry_0 &lt;= cur_mult_out; end if; if i = 28 and mult_done = '1' then</pre>
<pre>carry_1 &lt;= cur_mult_out; end if; if i = 29 and mult_done = '1' then</pre>
<pre>carry_2 &lt;= cur_mult_out; end if; if i = 30 and mult done = '1' then</pre>
<pre>if i = 0: and mult_done = 1 then     carry_3 &lt;= cur_mult_out; end if; if i = 21 and ==24 done = 141 done </pre>
if i = 51 and mult_done = '1' then

74

carry\_4 <= cur\_mult\_out;</pre> end if; if i = 33 and add\_done = '1' then end if; if i = 38 and mult\_done = '1' then carry\_2 <= cur\_mult\_out;</pre> carry\_2 <= cur\_muts\_sus, end if; if i = 39 and mult\_done = '1' then 2 is a mult\_subt carry\_3 <= cur\_mult\_out; end if; if i = 40 and mult\_done = '1' then carry\_4 <= cur\_mult\_out;</pre> carry\_4 <= cur\_mult\_out; end if; if i = 41 and add\_done = '1' then carry\_1 <= cur\_add\_out; end if; if i = 42 and add\_done = '1' then carry\_2 << cur\_add\_out; end if; if i = 43 and add\_done = '1' then carry 2 <= rur\_add\_out;</pre> carry\_3 <= cur\_add\_out; carry\_3 <= cur\_add\_out; end if; if i = 44 and add\_done = '1' then new\_xh\_tmp\_1 <= cur\_add\_out; end if; if i = 45 and mult\_done = '1' then carry\_0 <= cur\_mult\_out;</pre> carry\_U <= cur\_mult\_out; end if; if i = 46 and mult\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 47 and mult\_done = '1' then carry\_D <= cur\_mult\_out;</pre> carry\_2 <= cur\_mult\_out; end if; if i = 48 and mult\_done = '1' then carry\_3 <= cur\_mult\_out;</pre> carry\_1 <= cur\_add\_out; caru mult\_done = '1' the carry\_1 <= cur\_mult\_out; end if; if i = 56 and mult\_done = '1' then cond mult\_done = '1' the carry\_4 <= cur\_mult\_out; end if; = 59 and add\_done = '1' then if i carry\_2 <= cur\_add\_out;</pre> carry\_0 <= cur\_mult\_out;</pre> carry\_0 <= cur\_mult\_out; end if; if i = 64 and mult\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 65 and mult\_done = '1' then carry\_2 <= cur\_mult\_out;</pre> end if; if i = 66 and mult\_done = '1' then 

end if; if i = 60 and add\_done = '1' then carry\_2 <= cur\_add\_out; end if; if i = 71 and add\_done = '1' then new\_xh\_tmp\_4 <= cur\_add\_out; end if; if i = 72 and add\_done = '1' then xh\_1 <= cur\_add\_out; end if; if i = 73 and add\_done = '1' then xh\_1 <= cur\_add\_out; end if; if i = 76 and add\_done = '1' then xh\_2 <= cur\_add\_out; end if; if i = 76 and add\_done = '1' then xh\_2 <= cur\_add\_out; end if; if i = 76 and add\_done = '1' then xh\_2 <= cur\_add\_out; end if; if i = 76 and add\_done = '1' then xh\_2 <= cur\_add\_out; end if; if i = 76 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 70 and mult\_done = '1' then carry\_2 <= cur\_mult\_out; end if; if i = 80 and mult\_done = '1' then carry\_2 <= cur\_mult\_out; end if; if i = 81 and mult\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 82 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 83 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 83 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_2 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; if i = 85 and add\_done = '1' then carry\_1 <= cur\_mult\_out; end if; end Behavioral; end Behavioral; end Behavioral; end Behavioral;

# B.4. debounce\_comparator.vhd



```
if db_in = '1' and db_in /= db_out then
    pulse_out <= '1';
    else
        pulse_out <= '0';
    end if;
end process;
end architecture Behavioural;</pre>
```

# B.5. Decoder.vhd

```
--Author: Pieter Stobbe
--Date latest update:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
library Work;
use Work.types_package.all;
   -entity declaration-----
--entity declarate
entity Decoder is
port(
clk
calc
reset
      t(
    clk : in std_logic;
    calc : in std_logic;
    reset : in std_logic;
    cipher : in std_logic;
    cipher : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
    private_key : in vector_array(0 to FHE_n-1);
    decoded_mu : out signed(FHE_L-1 downto 0);

       done_flag
                           : out std_logic
 );
end Decoder;
 architecture Behavioral of Decoder is
 component BitMatVectMul core is
in std_logic;
                    calc:
                                            in std_logic;
                   input_mat: in matrix_bit_array(0 to row_countA-1, 0 to col_countA-1);
input_vect: in vector_array(0 to row_countB-1);
                end component;
 signal po2_sk, mug : vector_array(0 to FHE_CN-1);
signal calc_done : std_logic;
signal mu_pipe : signed(FHE_L-1 downto 0) := (others=>'0');
 function PowersOf2(t: vector_array(0 to FHE_n-1)) return vector_array is
 variable sk: vector_array(0 to FHE_n);
variable po2: vector_array(0 to FHE_CN-1);
variable po2: vector_array(0 t
begin
sk(0) := to_signed(1, FHE_L);
for i in 1 to FHE_n loop
sk(i) := t(i-1);
end loop;
_____ := shift_left(sk(i),j);
euse
po2(i*FHE_L+j) := -shift_left(sk(i),j);
end if;
end loop;
loon.
end loop;
return po2;
end function;
 --function MPDec(mug: vector_array(0 to FHE_CN-1)) return signed is
--variable mu, tmp: signed(FHE_L-1 downto 0) := (others => '0');
--upriable mu, ...

--begin

--for i in 0 to FHE_L-1 loop

-- if (mu(i) = '1') then

-- tmp := mug(FHE_L - i - 1) + 1;

-- tmp := shift_right(tmp,FHE_L-i-1);

-- mu(i) := tmp(i);

else

-- i - 1);
             ilse
    tmp := mug(FHE_L - i - 1);
    tmp := shift_right(tmp,FHE_L-i-1);
    mu(i) := tmp(i);
 -- end if;
--end loop;
--mu(L-1) := '0';
 --return mu;
 --end function;
function MPDec(mug: vector_array(0 to FHE_CN-1)) return signed is
variable mu, tmp: signed(FHE_L-1 downto 0) := (others => '0');
variable xor_check: std_logic;
constant bit_one: signed(FHE_L-1 downto 0) := (0 => '1', others => '0');
```

begin
<pre>mu(0) := mug(FHE_L - 1)(FHE_L - 1);</pre>
<pre>for i in 1 to FHE_L-1 loop    tmp := mug(FHE_L - i - 1) - shift_left(mu, FHE_L - i - 1);</pre>
<pre>xor_check := tmp(FHE_L-1) xor tmp(FHE_L-2); if xor_check = '1' then mu := mu + shift_left(bit_one, i);</pre>
end if; end loop;
return mu; end function;
begin
<pre>BitMatVectMul_unit: BitMatVectMul_core generic map(row_countA=&gt;(FHE_n+1)*FHE_L, col_countA=&gt;(FHE_n+1)*FHE_L, row_countB=&gt;(FHE_n+1)*FHE_L) port map(</pre>
<pre>input_mat=&gt;cipher, input_vect=&gt;po2_sk,</pre>
<pre>output_vect=&gt;mug, calc_done=&gt;calc_done );</pre>
<pre>operation: process(clk, calc, calc_done) begin</pre>
<pre>done_flag &lt;= calc_done;</pre>
<pre>if rising_edge(clk) then     if (calc = '1') then         po2_sk &lt;= Powers0f2(private_key);     end if;</pre>
<pre>if (calc_done = '1') then     mu_pipe &lt;= MPDec(mug); </pre>
end if;
end process;
<pre>decoded_mu &lt;= mu_pipe;</pre>
end Behavioral;

#### **B.6.** error\_vect\_gen.vhd



```
if (tmp(L-j) = '0') then
    if (done = '0') then
        LZp_list(i) := LZp_list(i) + 1;
                                      else
                                              LZp_list(i) := LZp_list(i);
       ___list
___if;
___see
done := '1';
end loop;
end loop;
urn LZp_li^<
func^'</pre>
 return LZp list;
 end function;
 --Paper: A Hardware Efficient Random Number Generator for Nonuniform Distributions with Arbitrary Precision function polyfit(input_vect: vector_array_e() to FHE_m-1)) return vector_array_e is
variable output_vect : vector_array_e(0 to FHE_m-1);
variable x : vector_array_e(0 to FHE_m-1);
variable x_tmp : sigmed(L-1 downto 0) := (others => '0');
variable x_tmp : sigmed(L-1 downto 0) := (others => '0');
variable x_out_tmp : sigmed(L-1 downto 0) := (others => '0');
variable level_tmp : sigmed(L-1 downto 0) := (others => '0');
variable level_tmp : natural range 0 to lin_segs=log_segs := 0;
variable level_tmp : natural range 0 to lin_segs=log_segs := 0;
variable level_tag: : natural range 0 to lin_segs=log_segs := 0;
variable level_tag: : tL_list :L_pe := (others => 0;
variable half_way_flag : std_logic_vector(FHE_m-1 downto 0) := (others => '0');
variable mult_tmp0 : sigmed(2*L-1 downto 0) := (others => '0');
variable mult_tmp2 : sigmed(2*L-1 downto 0) := (others => '0');
 begin
         for i in 0 to FHE_m-1 loop
                 : i in 0 to FHE_m-1 loop
half_way_flag(i) := input_vect(i)(L-1);
if (half_way_flag(i) = '1') then
    x_tmp := input_vect(i)(L-1 downto 0);
    x_out_tmp := ore_sub - x_tmp;
    x(i) := padding & x_out_tmp;
else
    x(i) := input_vect(i);
end if;
loop:
         end loop;
         LZ_list := LZ_count(x);
for i n 0 to FHE_m-1 loop
level_1 := shift_left(x(i)(L-1 downto 0),(LZ_list(i) + 1));
level_2 := to_integer(unsigned(level_1(L-1 downto L-lin_segs_pow)));
                 level_tmp := p_vect_size - LZ_list(i)*log_segs + level_2;
if level_tmp < 0 then
    level_sel := 0;
elsif level_tmp > p_vect_size-1 then
    level_sel := p_vect_size-1;
else
    level_sel := level_tmp;
end if;
                   mult_tmp0 := p0(level_sel)*x(i)(L-1 downto 0);
                   mult_tmp1 := shift_right(mult_tmp0, L); --See documen
mult_tmp2 := mult_tmp1(L-1 downto 0) + p1(level_sel);
                                                                                                                               documentation for elaboration for the use of the Qmn format on this line
                  if (half_way_flag(i) = '1') then
    output_vect(i) := padding & (-mult_tmp2);
else
                             output_vect(i) := padding & mult_tmp2;
                   end if;
 end 11;
end loop;
return output_vect;
end function;
 function psi_transform(input_vect: vector_array_e(0 to FHE_m-1)) return vector_array is
 variable output_vect : vector_array(0 to FHE_m-1);
 variable tmp0 : signed(2*L - 1 downto 0) := (others => '0');
variable tmp1 : signed(2*L - 1 downto 0) := (others => '0');
variable tmp2 : signed(L - 1 downto 0) := (others => '0');
variable tmp3 : signed(L - 1 downto 0) := (others => '0');
 variable debug: signed(L - 1 downto 0) := (others => '0');
 begin
         for i in 0 to FHE m-1 loc
                   1 in o to rm_mri 100p
debug := mod_powerof2(input_vect(i)(L-1 downto 0), Qmn_norm_one);
tmp0 := FHE_q_bitvect * (mod_powerof2(input_vect(i)(L-1 downto 0), Qmn_norm_one));
tmp1 := shift_right(tmp0, Qn_norm);
tmp2 := tmp1(L-1 downto 0);
                    -- the next procedure rounds the result
                 --the nest procedure rounds the result
--rule: round to the nearest -> ties to even
if (tmp2(L-1) = '1') then
if (tmp2(Qn_norm-1) = '0') then
tmp3 := shift_right(tmp2, Qn_norm) - 1;
else
                            tmp3 := shift_right(tmp2, Qn_norm);
end if;
                   else
                            e
if (tmp2(Qn_norm-1) = '1') then
    tmp3 := shift_right(tmp2, Qn_norm) + 1;
}
                  else
   tmp3 := shift_right(tmp2, Qn_norm);
   end if;
end if;
                   output_vect(i) := resize(tmp3, FHE_L);
 end loop;
return output_vect;
end function;
 begin
```



# $B.7.\,\texttt{FHE\_controller\_types.vhd}$

library IEEE;				
use IEEE. use IEEE.	STD_LOGIC_116 NUMERIC_STD.A	4.ALL; LL;		
use IEEE.	MATH_REAL . ALL	;		
package types.	_package is			
Normal dist	ribution gene atural := 64:	ration 1	param	eters
constant Qm_n	orm: natural:	= 13;		
constant Qn_n	orm: natural:	= 51;		
type p_vect_t	ype is array	(240-1 (	downt	o 0) of signed(L-1 downto 0);
constant p0_0	signed(L-1	downto (	):=	"0101000111000110011001100100100001010000
constant p0_1 constant p0_2	: signed(L-1 : signed(L-1	downto ( downto (	)):= )):=	"0100110101010101101000100100100001110000
constant p0_3	signed(L-1	downto (	):=	"0100010111000101100001001011010111101010
constant p0_4 constant p0_5	: signed(L-1 : signed(L-1	downto (	)):= )):=	"00100010010010010010010100101100100101111
constant p0_6	signed(L-1	downto (	):=	"00111100111010001001011101011101000010001110000
constant p0_7 constant p0_8	: signed(L-1 : signed(L-1	downto ( downto (	)):= )):=	"001110100110101001001001001001001101101
constant p0_9	signed(L-1	downto (	):=	"00110110000101101110100011001111110101111
constant p0_10	D: signed(L-1 1: signed(L-1	downto downto	<pre>0):= 0):=</pre>	"0011010000100110111111010010000011111000101
constant p0_1	2: signed(L-1	downto	0):=	"001100001010110100101000000100010111110111010
constant p0_1	3: signed(L-1 4: signed(L-1	downto	0):= 0):=	"00101111000111001010110110100011111110010000
constant p0_1	5: signed(L-1	downto	0):=	"0010110001000110000101010111011101100000
constant p0_1	5: signed(L-1 7: signed(L-1	downto	0):= 0)·=	"00101010010111111111100011100110101010
constant p0_1	B: signed(L-1	downto	0):=	"0010011000000110001100010011000000001010
constant p0_1	9: signed(L-1	downto	0):= 0):-	"00100100001011010010110101010101000111100101
constant p0_2	1: signed(L-1	downto	0):=	"0010000011111100001110100001100100101010
constant p0_2	2: signed(L-1	downto	0):=	"00011111100110010000010001000100110011
constant p0_2	4: signed(L-1	downto	0):=	"00011101001001111001001001100110011100110000
constant p0_2	5: signed(L-1	downto	0):=	"000111000010010110101111111000000110110
constant p0_2 constant p0_2	5: Signed(L-1 7: signed(L-1)	downto downto	0):=	"000110100010010011101101011101011000100101
constant p0_2	B: signed(L-1	downto	0):=	"00011001010001100111101110101010111010000
constant p0_2 constant p0_3	9: signed(L-1 ): signed(L-1	downto downto	0):=	"0001100001110110101010101010101010101111
constant p0_3	1: signed(L-1	downto	0):=	"00010110111111110001000010001000110001100101
constant p0_3 constant p0 3	2: signed(L-1 3: signed(L-1	downto downto	0):= 0):=	"000101100000010000001111101111100100100
constant p0_3	4: signed(L-1	downto	0):=	"0001001111000011110011101111001101000100011011010
constant p0_3 constant p0_3	5: signed(L-1 6: signed(L-1	downto downto	0):=	"0001001011001110111110111111011111110010001111
constant p0_3	7: signed(L-1	downto	0):=	"000100010010100000100100111111110000100010000
constant p0_3 constant p0_3	B: signed(L-1 9: signed(L-1	downto downto	0):=	"00010000011100000010001011011101101001111
constant p0_4	0: signed(L-1	downto	0):=	"00001111001011000011101101001010101010
constant p0_4 constant p0 4	1: signed(L-1 2: signed(L-1	downto downto	0):= 0):=	"0000111010111001110111010110111110101101111
constant p0_4	3: signed(L-1	downto	0):=	"0000110110011100101001001110000010101111
constant p0_4	4: signed(L-1 5: signed(L-1	downto	0):=	"000011010010101101011100101010101101101
constant p0_4	6: signed(L-1	downto	0):=	"000011000101100110111011110000011100011010
constant p0_4 constant p0_4	7: signed(L-1 B: signed(L-1	downto	0):= 0):=	"0000101111111011100000110001101010010101
constant p0_4	9: signed(L-1	downto	0):=	"00001010110110110100011000000100011111010
constant p0_5	<pre>D: signed(L-1 1: signed(L-1</pre>	downto	0):= 0):=	"0000101001001110010001010001101110000010000
constant p0_5	2: signed(L-1	downto	0):=	"000010010101110001001001001110001110101111
constant p0_5	3: signed(L-1 4: signed(L-1	downto	0):= 0):=	"0000100011110011110010011000010010101111
constant p0_5	5: signed(L-1	downto	0):=	"000010000011110011000010110000111110010000
constant p0_5	5: signed(L-1 7: signed(L-1	downto	0):= 0):=	"00000111111010000100111101110100001001111
constant p0_5	B: signed(L-1	downto	0):=	"0000011101011100101101111000001000110101
constant p0_5	9: signed(L-1 ): signed(L-1	downto	0):= 0)·=	"0000011100011100100111000100101110000101
constant p0_6	1: signed(L-1	downto	0):=	"0000011010100100010111111000110111111010
constant p0_6	2: signed(L-1	downto	0):=	"000001100110101011011010000010111011011
constant p0_6	4: signed(L-1	downto	0):=	"000001100000000000010010010101010010010
constant p0_6	5: signed(L-1	downto	0):=	"00000101101011100000110110100010000011101111
constant p0_6 constant p0_6	7: signed(L-1 7: signed(L-1	downto	0):=	"0000010100100101010101111010001000000101
constant p0_6	B: signed(L-1	downto	0):=	"0000010011100101010010101010101011100001110000
constant p0_6 constant p0_7	<ul> <li>signed(L-1)</li> <li>signed(L-1)</li> </ul>	downto downto	0):= 0):=	"000010011111101011001010010010011110001100010000
constant p0_7	1: signed(L-1	downto	0):=	"000001000101000110011101111110110110000101
constant p0_73 constant p0_73	<ol> <li>signed(L-1</li> <li>signed(L-1</li> </ol>	downto downto	0):= 0):=	"0000010000000000111110100001101111000100010000
constant p0_7	4: signed(L-1	downto	0):=	"00000011110111000110111001111000110110010010000
constant p0_7 constant p0_7	5: signed(L-1 5: signed(L-1	downto downto	0):= 0):=	"0000001110111011000001010111010000011111

constant	n0 77.	signed(I-1	doumto 0)		"00000011011111101010100001100010000100011000110000
constant	p0_77.	signed(L-1	downto 0)	2	"00000011011000111000101001001000100010
constant	p0_79	signed(L=1	downto 0)		"0000001101001010000011111100100101101111
constant	p0_10:	signed (L-1	downto 0)		"0000001100100100110101100010010010101010
constant	p0_00:	signed (L-1	downto 0)		"000000101111110111111001000110000011011
constant	p0_01:	signed (L-1	downto 0)		"0000001011010101010100011111001000100110011001111
constant	p0_02:	signed(L=1	downto 0)		"00000010101100100101111001110011100111001110010000
constant	p0_00.	signed(L=1	downto 0)		"000000101001001111111100010111100111111
constant	p0_01:	signed(L=1	downto 0)		"000000100111011110010011000001110100100
constant	p0_00.	signed(L=1	downto 0)		"000000100101110110011111110001101100100
constant	p0_00.	signed(L-1	downto 0)		"0000001001001001011100000011110010101111
constant	p0_07.	signed(L-1	downto 0)		"0000001001001011111111000110100011101000110000
constant	p0_00.	signed(L-1	downto 0)		"00000010000110111010000010001001101000110000
constant	p0_09.	signed(L-1	downto 0)	Ξ.	"0000001000010011011000011001010010010100101
constant	p0_00.	signed(L-1	downto 0)		"000000011111011101100011110010010010010
constant	p0_01.	signed(L=1	downto ()		"000000011110011100011110010000111101010000
constant	p0_02:	signed (L-1	downto 0)		"000000011101011111101010000011111101010000
constant	p0_00.	signed(L=1	downto 0)		"000000011100100110101100110100011001001
constant	p0_01:	signed (L-1	downto 0)		"0000000110111100010011110111110110111111
constant	p0_00:	signed(L=1	downto 0)		"000000011010100011101000111001100111001100110010000
constant	p0_00.	signed(L=1	downto 0)		"0000000110010011011011101110000111110000
constant	p0_07.	signed(L-1	downto 0)		"0000000101111111101100011111000000011011010
constant	p0_00.	signed(L-1	downto 0)		"0000000101101101010101010101010101010000
constant	p0_00.	signed(L-1	downto 0	·	"00000010110110101010101010101010101010
constant	p0_101	signed(L=1	downto 0	) · =	"00000001010011100001101100010000000000
constant	p0_102	signed(L=1	downto 0	) · =	"0000000101000000101000001011000000000101
constant	p0_102	signed(L=1	downto 0	) · =	"00000001001101000000010111110001111110000
constant	p0_104	signed(L=1	downto 0	) · =	"00000001001010000100001010000101010101
constant	p0_105	signed(L=1	downto 0	) · =	"00000001000111011110011000011001000100
constant	p0_106	signed(L-1	downto 0	):=	"000000010001010000001011111010000010100101
constant	p0 107	signed(L-1	downto 0	):=	"00000001000010101110001011001010010101101110000
constant	p0 108	signed(L-1	downto 0	):=	"00000001000000100101100010000000001100011010
constant	p0 109	signed(I1	downto 0	):=	"0000000011111010010111010011010010011010
constant	p0 110	signed(L-1	downto 0	);=	"0000000011110010110001100100100100100000
constant.	p0_111	signed(L-1	downto 0	):=	"0000000011101011110111001100011011000100010011010
const.ant	p0 112	signed(I1	downto 0	):=	"0000000011100010010011110111011110000101
constant	p0 113	signed(L-1	downto 0	):=	"00000000110101100110010000111100011001111
constant	p0 114	signed(L-1	downto 0	):=	"00000000110010111101010111101010101010
constant	p0_115	signed(L=1	downto 0	) · =	"0000000011000010010111001000111011001010
constant	p0_116	signed(L=1	downto 0	) · =	"00000001011100111000010110010101010101
constant	p0_117	signed(L=1	downto 0	) · =	"000000001011000111101110011101110000000
constant	p0_118	signed(L=1	downto 0	) · =	"0000000010101010101011100110010111111010
constant	p0_119	signed(L=1	downto 0	) · =	"00000000101001000011001101011010101010
constant	p0_110	signed(L-1	downto 0	) · -	"00000001010111100010010101010101010101
constant	p0_120	signed(L=1	downto 0	)	"000000001001100010001010000000101100100
constant	p0_122	signed(L=1	downto 0	) · =	"000000001001001101011010111000000010010
constant	p0_123	signed(L=1	downto 0	) · =	"0000000010001110100001101101011111011111
constant	p0_120	signed(L=1	downto 0	) · =	"00000001000101000000101000101100000000
constant	p0_125	signed(L=1	downto 0	) · =	"00000001000101110100001010101011011010001101111
constant	p0_126	signed(L=1	downto 0	) · =	"0000000010000001110111111000010010111111
constant	p0_120	signed(L-1	downto 0	) · -	"0000000011111110001010110000011000101010
constant	p0_127	signed(L-1	downto 0	) · -	"0000000011111001000010101010001100011010
constant	p0_120	signed(L-1	downto 0	) · -	"0000000011100101010101010101010001100011010
constant	p0_129	signed(L-1	downto 0	)	"00000000110110101010101010101010101010
constant	p0_100	signed(L=1	downto 0	) · =	"00000000110100000111111111100101010101
constant	p0_101	signed(L=1	downto 0	)	"0000000001100011101000001000010110010000
constant	p0_102	signed(L=1	downto 0	) · =	"000000001011111100100000011001001111010000
constant	p0_134	signed(L=1	downto 0	)	"000000000101101110001100100010011111010000
constant	p0_101	signed(L=1	downto 0	) · =	"0000000010110000100110001111011010011110110011010
constant	p0_136	signed(L=1	downto 0	) · =	"00000000101010100010111111010011010001111
constant	p0_100	signed(L=1	downto 0	) · =	"0000000010100010000100001100001111001111
constant	p0_138	signed(L=1	downto 0	)	"000000001011110110000100010011110001010010010010010000
constant	p0_130	signed(L-1	downto 0	) · -	"000000000100110010010001010001110001001
constant	p0_100	signed(L=1	downto 0	) · =	"000000000100101001101111010000111011111010
constant	p0 141	signed(L-1	downto 0	):=	"000000001001000001101000000111001110110
constant	p0 142	signed(L-1	downto 0	):=	"00000000100011000011100101001010101010
constant	p0 143	signed(L-1	downto 0	):=	"0000000010001000100101110011010101000000
constant	p0 144	signed(L-1	downto 0	):=	"0000000010000010110110101110011111111010
constant	p0 145	signed(L-1	downto 0	):=	"0000000000111110001000010111100110111111
constant	p0 146	signed(L-1	downto 0	):=	"00000000011101100101100111000000110011
constant	p0 147	signed(L-1	downto 0	):=	"000000000111000100000101000110011100011001111
constant	p0_148	signed(L-1	downto 0	):=	"000000000110110000101111110011110011011
constant	p0_149	signed(L-1	downto 0	):=	"000000000011001111100100010010001010001111
constant	p0_150	signed(L-1	downto 0	):=	"0000000001100011110000010001010000100001100101
constant	p0_151	signed(L-1	downto 0	):=	"0000000001100000000110101110111000011011011011010
constant	p0_152	signed(L-1	downto 0	):=	"000000000101110010100011101101000000110010010000
constant	p0_153	signed(L-1	downto 0	):=	"000000000101100101111010101111010011100101
constant	p0_154	signed(L-1	downto 0	):=	"000000000101011010001101001111010000010000
constant	p0_155	signed(L-1	downto 0	):=	"000000000101001111010011001001001001001
constant	p0_156	signed(L-1	downto 0	):=	"000000000101000101000111110000100001001
constant	p0_157	signed(L-1	downto 0	):=	"0000000000100111011100110011101111100000
constant	p0_158	signed(L-1	downto 0	):=	"00000000010011001010101111111101101000111001101101111
constant	p0_159	signed(L-1	downto 0	):=	"0000000001001010100101010101000011011111
constant	p0_160	signed(L-1	downto 0	):=	"00000000010001111010101100011100011100011101111
constant	p0_161	signed(L-1	downto 0	):=	"0000000001000100010101110101110101011111
constant	p0_162	signed(L-1	downto 0	):=	"00000000010000001111110100000110111011
constant	p0_163	signed(L-1	downto 0	):=	"0000000000111110001001101110100000111100101
constant	p0_164	signed(L-1	downto 0	):=	"0000000001110111000110110101000010111011010
constant	p0_165	signed(L-1	downto 0	):=	"000000000111001001100100111010000011000111010
constant	p0_166	signed(L-1	downto 0	):=	"000000000011011100001010010000011001000101
constant	p0_167	signed(L-1	downto 0	):=	"00000000000110101000011101011111011101
constant	p0_168	signed(L-1	downto 0	):=	"00000000011001100111010001110100100101110000
constant	p0_169	signed(L-1	downto 0	):=	"00000000011000110001001011111110001001101101101111
constant	p0_170	signed(L-1	downto 0	):=	"00000000000010111111101110010101000010000
constant	p0_171	signed(L-1	downto 0	):=	"0000000000010110100000001100000111001100100101
constant	p0_172	signed(L-1	downto 0	):=	"000000000000010110100010001101001101101
constant	p0_173	signed(L-1	downto 0	):=	"0000000000000000000000000000000000000
constant	p0_174	signed(L-1	downto 0	):=	"000000000010101010101010101000000010010
constant	p0_175	signed(L-1	downto 0	):=	"00000000000101001100010010110111101010000
constant	p0_176	signed(L-1	downto 0	):=	"0000000000000100111111110100000110011110000
constant	p0_177	signed(L-1	downto 0	):=	"0000000000000010010000101100000100110100101
constant	p0_178	signed(L-1	downto 0	):=	"0000000000010010001010101010101101111010
constant	p0_179	signed(L-1	downto 0	):=	"0000000000000000000000000000000000000
constant	p0_180	signed(L-1	downto 0	):=	"0000000000000000000000000000000000000
constant	p0_181	signed(L-1	downto 0	):=	"0000000000000000000000000000000000000
constant	p0_182	signed(L-1	downto 0	):=	"000000000011110000100001100011000101000111010
constant	pu_183	signed(L-1	aownto 0	):=	"0000000000000000000000000000000000000
constant	pu_184	signed(L-1	aownto 0	/:=	"0000000000011100111110101000100100101111
constant	p0_185	signed(L-1	downto 0	):= \.	"0000000001100000100010001001101111101110000
constant	pU_186	signed(L-1	downto 0	):= ).	"0000000000000000000000000000000000000
constant	pu_187	signed(L-1	aownto 0	):=	"0000000000000000000000000000000000000
constant	pv_188	signed(L-1	. aownto 0	:=	

constant	p0_189:	signed(L-1	downto	0):=	"00000000000110010000001101001010100010001111
constant	p0_190:	signed(L-1	downto	0):=	"00000000000110000101110000111110100111010
constant	p0 191;	signed(L-1	downto	0):=	"00000000000101111100000011001001110101111
constant	p0 192:	signed(L-1	downto	0):=	"0000000000001011011101001010101010011111
constant	p0 193	signed(L=1	downto	$() \cdot =$	"00000000000000101011110000110101010101
constant	p0_100:	signed(L-1	dounto	0) ·=	"00000000000000000000000000000000000000
constant	P0_104.	aigned (L-1	downto	0)	"0000000000000000000000000000000000000
constant	p0_195:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_196:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p0_197:	signed(L-1	downto	0):=	"0000000000000000101010101000001001111011010
constant	p0_198:	signed(L-1	downto	0):=	"000000000000000101100011100011111101100010000
constant	p0_199:	signed(L-1	downto	0):=	"0000000000000100011000001011101000111111
constant	p0_200:	signed(L-1	downto	0):=	"00000000000000111110110000110110001001100110000
constant	p0_201:	signed(L-1	downto	0):=	"000000000000000001111101010110101111101101111
constant	p0_202:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p0 203;	signed(L-1	downto	0):=	"000000000000111110011100001011010101000111001111
constant	p0 204;	signed(L-1	downto	0):=	"0000000000001111001101101101101101100110011001111
constant	p0 205:	signed(L-1	downto	0):=	"000000000000111011011000010000100010101111
constant	p0 206	signed(L=1	downto	$() \cdot =$	"00000000000111001111111100010111001011010
constant	p0_200:	signed(L-1	dounto	0) ·=	"00000000000111000101100001111110000001110011011011101111
constant	p0_207.	signed(L-1	dormto	0)	"00000000000110110101000111110000001111000101
constant	p0_208.	signed(L-1	downto	0)	
constant	p0_209:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p0_210:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p0_211:	signed(L-1	downto	0):=	"000000000000110000111111111111000000011010
constant	p0_212:	signed(L-1	downto	0):=	"000000000000101111011010010011101111000101
constant	p0_213:	signed(L-1	downto	0):=	"0000000000001011011111011111001100101010
constant	p0_214:	signed(L-1	downto	0):=	"0000000000010110010100110111100010101000110011010
constant	p0_215:	signed(L-1	downto	0):=	"000000000000101011011100101011100011011
constant	p0_216:	signed(L-1	downto	0):=	"000000000000101010010111110100101111111
constant	p0_217:	signed(L-1	downto	0):=	"000000000000101001010101101110001001001
constant	p0_218:	signed(L-1	downto	0):=	"00000000000010100011001011101000000110010011101111
constant	p0_219:	signed(L-1	downto	0):=	"0000000000000100111100001001111110101010
constant	p0_220:	signed(L-1	downto	0):=	"00000000000000010011010110001100000000
constant.	p0_221:	signed(L-1	downto	0):=	"0000000000000001001011111011111010100000
constant.	p0_222:	signed(L-1	downto	0):=	"0000000000000000100101000110001111010101
constant.	p0_223:	signed(L-1	downto	0):=	"00000000000000010010010000011000100110110001100111001111
constant.	p0_224:	signed(L-1	downto	0):=	"0000000000000001101111101000101000101001000101
constant.	p0_225	signed(L-1	downto	0):=	"00000000000000001001011000101001001011100100101
constant	p0 226	signed(I1	downto	0):=	"0000000000000000001100010111110011100111001001001001111
constant	p0 227	signed(L_1	downto	0) -=	"00000000000000000111110000000100110100100100100101
Constant	n0 228.	signed(L-1	downto	0).=	"00000000000000000000000000000000000000
constant	p0_220.	signed(L-1	dormto	0)	"000000000000000011111100001000100011010010000
constant	p0_220.	signed(L-1	dormto	0)	"00000000000000111110001100010001000100
constant	p0_230.	signed(L-1	dormto	0)	"00000000000000000000000000000000000000
constant	p0_231:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_232:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_233:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_234:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_235:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_236:	signed(L-1	downto	0):=	"0000000000000000000000000000000000000
constant	p0_237:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p0_238:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p0_239:	signed(L-1	downto	0):=	"00000000000000000000000000000000000000
constant	p1_0: <b>s1</b>	gned(L-1 d	ownto ()		
constant	p1_1: <b>S1</b>	gned(L-1 d	ownto ()	:= "	l1111111111110011010111100000001001010101
constant	p1_2: S1	011011		A	
	·		ownto 0)	:= ":	11111111111110011011001101111010100001111
constant	p1_3: si	gned(L-1 d	ownto 0) ownto 0)	:= "	<pre>1111111111111001101100110111101010100001111</pre>
constant constant	p1_3: si p1_4: si	gned(L-1 d gned(L-1 d	ownto 0) ownto 0) ownto 0)	:= "	11111111111001100100100110110000000011100010000
constant constant constant	p1_3: si p1_4: si p1_5: si	gned(L-1 d gned(L-1 d gned(L-1 d	ownto 0) ownto 0) ownto 0) ownto 0)	:= "	<pre>11111111111001101100110110101000000000</pre>
constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0)	:= "	<pre>1111111111100110110110110100000000111010</pre>
constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0)		11111111111100110011011011010010000111010
constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0)		<pre>111111111110011001001010100001110101101</pre>
constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0)		<pre>11111111111001100110110110100100000111010</pre>
constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 d	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0	:= " := " := " := " := " := " := "	<pre>111111111111001100100101010000111010110010000</pre>
constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_5: si p1_7: si p1_7: si p1_8: si p1_9: si p1_10: s p1_11: s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	:= " := " := " := " := " := " := " ):=	<pre>11111111111001100110110110100100000111010</pre>
constant constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: s p1_11: s p1_12: s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 downto 0	:= " := " := " := " := " := " := " := "	<pre>111111111111001100100101010000111010110010000</pre>
constant constant constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: s p1_11: s p1_11: s p1_12: s p1_13: s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 downto 0 downto 0	:= " := " := " := " := " := " := " ):= ):= ):= ):=	111111111110011001001001000001110101100110000
constant constant constant constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: s p1_11: s p1_12: s p1_13: s p1_14: s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 downto 0 downto 0 downto 0	:= " := " := " := " := " := " := " := "	1111111111110011001001001000001100000110000
constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: si p1_10: si p1_11: s p1_12: s p1_13: s p1_14: s p1_15: s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0	<pre>:= " := " := " := " := " := " := " := "</pre>	1111111111001100100100100000110100100000
constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: s p1_11: s p1_11: s p1_12: si p1_12: s p1_13: s p1_13: s p1_14: s p1_15: s p1_16: si	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0	:=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       !         := <td< td=""><td>1111111111100110010010010000011101000000</td></td<>	1111111111100110010010010000011101000000
constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant	$p_{1_3}$ : si $p_{1_5}$ : si $p_{1_5}$ : si $p_{1_6}$ : si $p_{1_8}$ : si $p_{1_8}$ : si $p_{1_9}$ : si $p_{1_10}$ : s $p_{1_11}$ : s	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	:=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       := <td>1111111111100110010010101000011101000000</td>	1111111111100110010010101000011101000000
constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_3: si p1_4: si p1_5: si p1_6: si p1_7: si p1_8: si p1_9: si p1_10: s p1_11: s p1_11: s p1_12: s p1_12: s p1_13: s p1_14: s p1_14: s p1_15: s p1_16: s p1_17: si p1_18: si	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0 downto 0	:=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       :=	1111111111001100100100100000111010110000
constant con	$\begin{array}{c} p_{1,3}:\;si\\ p_{1,4}:\;si\\ p_{1,5}:\;si\\ p_{1,5}:\;si\\ p_{1,7}:\;si\\ p_{1,9}:\;si\\ p_{1,10}:\;si\\ p_{1,10}:\;si\\ p_{1,11}:\;s\\ p_{1,12}:\;s\\ p_{1,12}:\;s\\ p_{1,13}:\;s\\ p_{1,14}:\;s\\ p_{1,15}:\;s\\ p_{1,16}:\;s\\ p_{1,17}:\;s\\ p_{1,17}:\;s\\ p_{1,18}:\;s\\ p_{1,19}:\;s\\ p_{1,19}:$	gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0) downto 0 downto 0	<pre>:= " := " := " := " := " := " := " ::</pre>	111111111110011001001001000011101000000
constant constant	$\begin{array}{c} p_{1,3:} & si \\ p_{1,4:} & si \\ p_{1,5:} & si \\ p_{1,5:} & si \\ p_{1,6:} & si \\ p_{1,7:} & si \\ p_{1,9:} & si \\ p_{1,10:} & s \\ p_{1,10:} & s \\ p_{1,11:} & s \\ p_{1,12:} & s \\ p_{1,14:} & s \\ p_{1,15:} & s \\ p_{1,17:} & s \\ p_{1,19:} & s \\ p_{1,20:} & s \\ p_{1,20$	gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0) downto 0 downto 0	:=       "         := <td< td=""><td>1111111111001100100100100000111010110000</td></td<>	1111111111001100100100100000111010110000
constant con		<pre>gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 i igned(L-1 i igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1)</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	:=       "         := <td< td=""><td>1111111111100110110110110010000000000</td></td<>	1111111111100110110110110010000000000
constant con	$ \begin{array}{c} p_{1,3:} & si \\ p_{1,4:} & si \\ p_{1,5:} & si \\ p_{1,6:} & si \\ p_{1,7:} & si \\ p_{1,9:} & si \\ p_{1,10:} & s \\ p_{1,11:} & s \\ p_{1,12:} & s \\ p_{1,13:} & s \\ p_{1,13:} & s \\ p_{1,14:} & s \\ p_{1,16:} & s \\ p_{1,1$	<pre>gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1)</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	<pre>::::::::::::::::::::::::::::::::::::</pre>	111111111100110010010010000011101000000
constant con		gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1 igmed(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	<pre>::::::::::::::::::::::::::::::::::::</pre>	1111111111001100100100100000111010110000
constant con	$ \begin{array}{c} p_{1,3:} \\ s_{1} \\ s_{1,4:} \\ s_{1} \\ s_{1,5:} \\ s_{1,5:} \\ s_{1,5:} \\ s_{1,5:} \\ s_{1,1:} $	gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	:=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       :=         :=       := <t< td=""><td>1111111111100110110110110010000000000</td></t<>	1111111111100110110110110010000000000
constant con	p1_3: si p1_4: si p1_5: si p1_5: si p1_6: si p1_7: si p1_0: s p1_10: s p1_11: s p1_12: s p1_12: s p1_14: s p1_14: s p1_14: s p1_14: s p1_14: s p1_15: s p1_14: s p1_15: s p1_12: s p1_22: s p1_22: s p1_22: s p1_22: s p1_22: s	gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1 i igmed(L-1 i i	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0) downto 0 downto 0	:=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       "         :=       !         := <td< td=""><td>111111111100110010010010000011100000000</td></td<>	111111111100110010010010000011100000000
constant con	$ \begin{array}{c} p_{1,3}:\;\; si\\ p_{1,4}:\;\; si\\ p_{1,5}:\;\; si\\ p_{1,6}:\;\; si\\ p_{1,7}:\;\; si\\ p_{1,9}:\;\; si\\ p_{1,10}:\;\; si\\ p_{1,11}:\;\; si\\ p_{1,11}:\;\; si\\ p_{1,12}:\;\; si\\ p_{1,12}:\;\; si\\ p_{1,13}:\;\; si\\ p_{1,14}:\;\; si\\ p_{1,15}:\;\; si\\ p_{1,16}:\;\; si\\ p_{1,16}:\;\; si\\ p_{1,16}:\;\; si\\ p_{1,16}:\;\; si\\ p_{1,17}:\;\; si\\ p_{1,17}:\;\; si\\ p_{1,17}:\;\; si\\ p_{1,17}:\;\; si\\ p_{1,21}:\;\; si\\ p_{1,26}:\;\; si$	gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igned(L-1 d igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1 igned(L-1)	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	<pre>::::::::::::::::::::::::::::::::::::</pre>	1111111111100110110110110010000000000
constant con	p1_3: si p1_4: si p1_5: si p1_5: si p1_6: si p1_7: si p1_7: si p1_10: si p1_10: si p1_11: s p1_12: s p1_12: s p1_14: s p1_14: s p1_14: s p1_15: s p1_14: s p1_15: s p1_17: s p1_18: s p1_17: s p1_21: s p1_22: s p1_22: s p1_24: s p1_26: s p1_27: s	greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d igneed(L-1 d igneed(L-1 i igneed(L-1 i	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110010010010000011100000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.10: si p1.10: si p1.11: s p1.12: s p1.12: s p1.14: s p1.14: s p1.15: s p1.15: s p1.17: s p1.17: s p1.17: s p1.17: s p1.21: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s	<pre>gred(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1)</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	11111111110011011011011010010000011010000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: s p1.13: s p1.15: s p1.15: s p1.16: s p1.16: s p1.16: s p1.22: s	<pre>gred(L-1 d gred(L-1 d igred(L-1 i igred(L-1</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110010010010000011100000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: si p1.13: s p1.14: s p1.15: s p1.15: s p1.15: s p1.16: s p1.21: s p1.22: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s p1.24: s p1.24: s p1.24: s p1.25: s p1.25: s p1.25: s p1.25: s p1.22: s p1.23: s p1.23: s p1.23: s p1.23: s	<pre>gred(L-1 d gred(L-1 i igred(L-1 i igred(L-1</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	11111111110011001001001000001110001000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: s p1.11: s p1.12: s p1.13: s p1.15: s p1.15: s p1.14: s p1.15: s p1.14: s p1.14: s p1.15: s p1.14: s p1.14: s p1.22: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s p1.23: s	<pre>gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d igned(L-1 d igned(L-1 i igned(L-</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       ::=         ::=       ::=         ::=       ::=         ::=       ::=         ::=       ::=         ::=       ::=         ::=       ::=         ::=       ::=         ::=       :=         ::=       :=         ::= <t< td=""><td>111111111100110010010010000011101000000</td></t<>	111111111100110010010010000011101000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: si p1.12: si p1.14: s p1.14: s p1.15: s p1.16: s p1.17: si p1.17: si p1.16: s p1.17: si p1.17: si p1.17: si p1.17: si p1.17: si p1.21: s p1.22: s p1.23: s p1.21: s p1.22: s p1.23: s p1.23: s p1.31: s p1.31: s	greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d igneed(L-1 d igneed(L-1 d igneed(L-1 i igneed(L-1 i	ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) dovento 0 dovento 0	::::::::::::::::::::::::::::::::::::	111111111100110010010010000011100000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: s p1.11: s p1.12: si p1.12: s p1.13: s p1.14: s p1.15: s p1.14: s p1.14: s p1.15: s p1.14: s p1.16: s p1.17: s p1.18: s p1.21: s p1.21: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s p1.22: s p1.23: s p1.23: s p1.23: s p1.23: s p1.24: s p1	<pre>gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d igned(L-1 i igned(L-</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110110110110100000000000;           111111111110011011011011011000010000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: si p1.12: si p1.14: s p1.14: s p1.14: s p1.15: s p1.14: s p1.14: s p1.20: s p1.22: s p1.22: s p1.24: s p1.25: s p1.25: s p1.25: s p1.25: s p1.25: s p1.25: s p1.25: s p1.25: s p1.26: s p1.26: s p1.27: s p1.28: s p1.29: s p1.31: s p1.31: s p1.34: s	greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d igneed(L-1 d igneed(L-1 d igneed(L-1 i igneed(L-1 i	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::::::::::::::::::::::::::::::::::::	111111111100110010010010000011100000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: s p1.11: s p1.12: s p1.12: s p1.12: s p1.13: s p1.14: s p1.15: s p1.14: s p1.16: s p1.16: s p1.17: s p1.21: s p1.21: s p1.22: s p1.24: s p1.26: s p1.31: s p1.33: s p1.33: s p1.35: s p1.35: s p1.35: s p1.35: s	<pre>gred(L-1 d gred(L-1 i gred(L</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	::::::::::::::::::::::::::::::::::::	111111111100110110110110100000000000;           1111111111100110110110111010000000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: s p1.13: s p1.15: s p1.15: s p1.16: s p1.16: s p1.17: si p1.18: s p1.18: s p1.18: s p1.22: s p1.23: s p1.22: s p1.23: s p1.23: s p1.24: s p1.25: s p1.24: s p1.25: s p1.25: s p1.25: s p1.26: s p1.27: s p1.28: s p1.27: s p1.28: s p1.28: s p1.28: s p1.23: s p1.31: s p1.35: s p1.35: s p1.35: s p1.35: s p1.35: s	<pre>gred(L-1 d gred(L-1 d igred(L-1 i igred(L-1</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110010010010000011100000000
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.6:       si         p1.7:       si         p1.9:       si         p1.11:       si         p1.12:       si         p1.11:       si         p1.21:       si         p1.21:       si         p1.22:       si         p1.23:       si         p1.23:       si         p1.33:       si         p1.35:       si         p1.37:       si         p1.37:       si          p1.37:       si          p1.37:       si	<pre>gred(L-1 d gred(L-1 i gred(L</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0	::::::::::::::::::::::::::::::::::::	111111111100110010010010000000000;           11111111111001100110110111010000000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.10: s p1.11: s p1.12: si p1.12: s p1.12: s p1.12: s p1.14: s p1.15: s p1.14: s p1.15: s p1.14: s p1.14: s p1.14: s p1.14: s p1.14: s p1.22: s p1.23: s p1.23: s p1.23: s p1.31: s p1.35: s p1.35: s p1.35: s p1.35: s p1.35: s p1.35: s p1.36: s p1.36: s p1.36: s p1.37: s p1.37: s p1.36: s p1.37: s p1.36: s p1.37: s p1.36: s p1.37: s p1.36: s p1.37: s p1.38: s p1.36: s p1.37: s p1.36: s p1.37: s p1.36: s p1.37: s p1.36: s p1.37: s p1.36: s p1.37: s p1.38: s p1.37: s p1.38: s	<pre>great(L-1 d great(L-1 d igreat(L-1 d igreat(L-1 d igreat(L-1 i igreat(L-</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	1111111111001101101101101001000001110000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.8: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: si p1.12: si p1.14: s p1.14: s p1.15: s p1.14: s p1.15: s p1.17: si p1.17: si p1.14: s p1.14: s p1.14: s p1.15: s p1.22: s p1.23: s p1.23: s p1.23: s p1.32: s p1.33: s p1.35: s p1.37: s p1.39: s p1.39: s	greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d igneed(L-1	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::::::::::::::::::::::::::::::::::::	111111111100110010010010000011100000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.10: s p1.10: s p1.11: s p1.12: s p1.12: s p1.12: s p1.12: s p1.14: s p1.15: s p1.14: s p1.15: s p1.14: s p1.16: s p1.22: s p1.23: s p1.33: s p1.35: s p1.36: s p1.36: s p1.36: s p1.36: s p1.36: s p1.37: s p1.37: s p1.37: s p1.37: s p1.38: s p1.37: s p1.38: s p1.37: s p1.37: s p1.38: s p1.37: s p1.38: s p1.37: s p1.38: s p1.37: s p1.38: s p1.	<pre>gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d igned(L-1 d igned(L-1 d igned(L-1 i igned(L-</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	11111111110011011011011010010000000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.8: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: s p1.12: s p1.14: s p1.15: s p1.14: s p1.20: s p1.22: s p1.22: s p1.22: s p1.24: s p1.25: s p1.27: s p1.25: s p1.27: s p1.28: s p1.26: s p1.27: s p1.28: s p1.27: s p1.28: s p1.26: s p1.27: s p1.28: s p1.26: s p1.27: s p1.28: s p1.29: s p	greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d greed(L-1 d igned(L-1 d igned(L-1 d igned(L-1 i igned(L-1 i igne(	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110010010010000011100000000
constant con	pl.3: si pl.4: si pl.5: si pl.5: si pl.7: si pl.10: s pl.10: s pl.11: s pl.12: s pl.12: s pl.12: s pl.12: s pl.13: s pl.14: s pl.15: s pl.14: s pl.16: s pl.17: s pl.16: s pl.21: s pl.22: s pl.22: s pl.22: s pl.22: s pl.22: s pl.23: s pl.33: s pl.33: s pl.35: s pl.	<pre>gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d gred(L-1 d igned(L-1 i igned(L-</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 dow	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110110110110100000000000;           111111111110011011011011101100010000000
constant con	pl.3: si pl.4: si pl.5: si pl.6: si pl.7: si pl.9: si pl.10: si pl.11: s pl.11: s pl.11: s pl.12: s pl.15: s pl.15: s pl.15: s pl.16: s pl.16: s pl.16: s pl.17: si pl.18: s pl.18: s pl.18: s pl.19: s pl.22: s pl.22: s pl.22: s pl.22: s pl.22: s pl.22: s pl.22: s pl.22: s pl.23: s pl.22: s pl.23: s pl.23: s pl.23: s pl.23: s pl.23: s pl.23: s pl.23: s pl.31: s pl.35: s pl.33: s pl.34: s pl.32: s pl.33: s pl.34: s p	<pre>gred(L-1 d gred(L-1 d igred(L-1 d igred(L-1 d igred(L-1 i igred(L-1</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::::::::::::::::::::::::::::::::::::	111111111100110010010010000011100000000
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.6:       si         p1.7:       si         p1.9:       si         p1.12:       s         p1.11:       s         p1.16:       s         p1.17:       s         p1.18:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.24:       s         p1.23:       s         p1.24:       s         p1.23:       s         p1.33:       s         p1.33:       s         p1.34:       s         p1.35:       s         p1.36:       s         p1.37:       s         p1.38:       s         p1.40:       s         p1.41:       s      p1.41:       s <tr tr=""></tr>	Sevent 1 - 1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 dow	:=       "         :=       !         := <td< td=""><td>111111111100110010010010000000000;           11111111111001100110110111010000000000</td></td<>	111111111100110010010010000000000;           11111111111001100110110111010000000000
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.6:       si         p1.6:       si         p1.7:       si         p1.10:       s         p1.11:       s         p1.12:       s         p1.14:       s         p1.21:       s         p1.22:       s         p1.22:       s         p1.23:       s         p1.24:       s         p1.25:       s         p1.26:       s         p1.27:       s         p1.28:       s         p1.28:       s         p1.28:       s         p1.38:       s         p1.33:       s         p1.34:       s         p1.41:       s         p1.42:       s      p1.41:       s <tr tr=""></tr>	<pre>gred(L-1 d gred(L-1 d igred(L-1 d igred(L-1 i igred(L-1</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::::::::::::::::::::::::::::::::::::	11111111110011011011011010010000000000
constant con	p1.3: si p1.4: si p1.5: si p1.6: si p1.7: si p1.9: si p1.10: si p1.11: s p1.11: s p1.12: si p1.12: si p1.12: si p1.12: s p1.14: s p1.14: s p1.14: s p1.14: s p1.22: s p1.23: s p1.23: s p1.23: s p1.24: s p1.25: s p1.25: s p1.25: s p1.26: s p1.32: s p1.33: s p1.34: s p1.35: s p1.35: s p1.35: s p1.35: s p1.35: s p1.36: s p1.36: s p1.37: s p1.39: s p1.41: s p1.42: s p1.44: s p1.44: s	<pre>gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1) igned(L-1 igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-1) igned(L-</pre>	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 dow	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110010010010000011100000000
constant con		Sevent 1 - 1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 i igmed(L-1 i igmed(L-	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !	111111111100110110110110100000000000;           111111111110011011011011101000100000000
constant con	p1.3:       ii         p1.4:       si         p1.5:       si         p1.5:       si         p1.7:       si         p1.8:       si         p1.9:       si         p1.12:       si         p1.15:       si         p1.15:       si         p1.15:       si         p1.15:       si         p1.15:       si         p1.16:       si         p1.17:       si         p1.18:       si         p1.21:       si         p1.21:       si         p1.22:       si         p1.22:       si         p1.22:       si         p1.22:       si         p1.22:       si         p1.23:       si         p1.24:       si         p1.25:       si         p1.26:       si         p1.27:       si         p1.28:       si         p1.31:       si         p1.32:       si         p1.33:       si         p1.34:       si         p1.35:       si         p1.36:	Sevent 1 - 1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=         <	111111111100110010010010000011100000000
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.6:       si         p1.7:       si         p1.9:       si         p1.10:       s         p1.11:       s         p1.12:       s         p1.11:       s         p1.12:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.24:       s         p1.23:       s         p1.23:       s         p1.23:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.43:       s         p1.43:       s         p1.43:       s         p1.44:       s      p1.44:       s <tr tr=""></tr>	Sevent 1 - 1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1	ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) ownto 0) downto 0 downto 0 dow	::=       ::=         ::=       :=         ::=       ::=         ::=       :=         ::=       :=         ::=       := </td <td><pre>111111111110011001001010100001110000000</pre></td>	<pre>111111111110011001001010100001110000000</pre>
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.5:       si         p1.7:       si         p1.10:       s         p1.11:       s         p1.12:       s         p1.13:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.24:       s         p1.25:       s         p1.26:       s         p1.27:       s         p1.28:       s         p1.28:       s         p1.28:       s         p1.38:       s         p1.33:       s         p1.34:       s         p1.41:       s         p1.41:       s         p1.42:       s	<pre>great(L-1 d great(L-1 d igreat(L-1 d igreat(L-1 d igreat(L-1 i igreat(L-1</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dounto 0 dounto 0	::=       ::=         ::=       :=         ::=       :=         ::=       :=         ::=       := </td <td>1111111111001101101101101000000000000</td>	1111111111001101101101101000000000000
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.6:       si         p1.7:       si         p1.9:       si         p1.12:       s         p1.13:       s         p1.11:       s         p1.12:       s         p1.13:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.23:       s         p1.30:       s         p1.31:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.34:       s         p1.35:       s         p1.36:       s         p1.37:       s         p1.43:       s         p1.44:       s         p1.45:       s      p1.44:       s <tr td=""></tr>	<pre>great(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d gned(L-1 d igned(L-1) igned(L-1 igned(L-1)</pre>	ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) dovento 0 dovento 0 dovent	::=       ::=         ::=       :::=         ::=       :=         ::=       :=         ::=       :=         ::=       :=         ::=       := </td <td>1111111111001100100100100000000000000</td>	1111111111001100100100100000000000000
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.5:       si         p1.6:       si         p1.7:       si         p1.10:       s         p1.11:       s         p1.12:       s         p1.13:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.24:       s         p1.25:       s         p1.26:       s         p1.27:       s         p1.28:       s         p1.28:       s         p1.38:       s         p1.38:       s         p1.39:       s         p1.41:       s         p1.41:       s         p1.42:       s	Sevent 1 - 1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 i igmed(L-1	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dounto 0 dounto 0	::=       "         ::=       !         ::=       !         ::=       !         ::=         <	1111111111001101101101101000000000000
constant con	p1.3:       ii         p1.4:       si         p1.5:       si         p1.5:       si         p1.7:       si         p1.8:       si         p1.9:       si         p1.12:       sp         p1.15:       si         p1.15:       si         p1.15:       si         p1.15:       si         p1.15:       si         p1.15:       si         p1.16:       si         p1.17:       si         p1.18:       si         p1.20:       si         p1.21:       si         p1.22:       si         p1.23:       si         p1.24:       si         p1.25:       si         p1.26:       si         p1.27:       si         p1.28:       si         p1.27:       si         p1.28:       si         p1.29:       si         p1.31:       si         p1.32:       si         p1.33:       si         p1.34:       si         p1.35:       si         p1.36:	Speed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 i igmed(L-1 i	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::=       "         ::=       !         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:	<pre>1111111111100110110110110100000000000</pre>
constant con	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Served (L-1 d gmed (L-1 d igmed (L-1 igmed (L-1) igmed (L-1 igmed (L-1) igmed (L-1) igmed (L-1) igmed (L-1) igmed (L-1) igmed (L-1) igmed (L-1) igmed (L-1)	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=         <	<pre>111111111100110010010101000011101000000</pre>
constant con	p1.3:       ii         p1.4:       si         p1.5:       si         p1.5:       si         p1.7:       si         p1.12:       si         p1.11:       si         p1.22:       si         p1.23:       si         p1.24:       si         p1.23:       si         p1.24:       si         p1.31:	Speed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igned(L-1 d igned(L-1 d igned(L-1 d igned(L-1 d igned(L-1 i igned(L-1 i	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=       !         ::=         <	<pre>H11111111100110010010110110010100001110000</pre>
constant con	p1.3:       si         p1.4:       si         p1.5:       si         p1.5:       si         p1.7:       si         p1.9:       si         p1.10:       s         p1.11:       s         p1.12:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.23:       s         p1.23:       s         p1.23:       s         p1.23:       s         p1.23:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.43:       s         p1.43:       s         p1.43:       s         p1.44:       s   p1.44:       s   p1.45	Sevent 1 - 1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1	ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) ovento 0) dovento 0 dovento 0 dovent	::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       "         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         ::=       !:=         :	<pre>H11111111100110010010110110010100001110000</pre>
constant con	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	<pre>great(L-1 d great(L-1 d igreat(L-1 d igreat(L-1 d igreat(L-1 d igreat(L-1 i igreat(L-1</pre>	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0 dovunt	::=       "         ::=       !         ::=       !         ::=       !         ::=       !         ::=         <	1111111111001101101101101000000000000
constant con	p1.3:       ii         p1.4:       ii         p1.5:       ii         p1.6:       ii         p1.7:       ii         p1.8:       ii         p1.9:       ii         p1.12:       s         p1.11:       s         p1.12:       s         p1.13:       s         p1.21:       s         p1.22:       s         p1.23:       s         p1.23:       s         p1.23:       s         p1.30:       s         p1.31:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.33:       s         p1.43:       s         p1.43:       s         p1.44:       s         p1.44:       s	Speed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1 d	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::::::::::::::::::::::::::::::::::::	1111111111001100100100100000000000000
constant con	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Sevent 1 - 1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d gmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 d igmed(L-1 i igmed(L-1	ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) ovunto 0) dovunto 0 dovunto 0	::=       "         ::=       "	1111111111001101101101101000000000000

constant				~ `	
	p1_61:	signed(L-1	downto	0):=	"1111111111111110101000110111010110111010
constant	p1_62:	signed(L-1	downto	0):=	"111111111111110101001000011100110101101
constant	p1_63:	signed(L-1	downto	0):=	"1111111111111111110101001001111011110000
constant	p1_64:	signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_00.	signed(L-1	downto	0)	"11111111111111111111111111111111111111
constant	p1_00.	signed(L-1	downto	0)	"11111111111111111010101010101011101011101101101101111
constant	p1_07.	signed(L-1	downto	0)	"111111111111111110101010101001001001001
constant	p1_69:	signed(L-1	downto	0):=	"1111111111111110101010101010111111110000
constant	p1 70:	signed(L-1	downto	0):=	"1111111111111111010101010000010011010101
constant	p1 71:	signed(L-1	downto	0):=	"1111111111111111010101111001000111010101
constant	p1 72:	signed(L-1	downto	0):=	"1111111111111111010101111101000011001010
constant	p1 73:	signed(L-1	downto	0):=	"1111111111111111010110000001101010000011010
constant	p1_74:	signed(L-1	downto	0):=	"111111111111110101100010001111100010101100110111001111
constant	p1_75:	signed(L-1	downto	0):=	"11111111111111010100000000000000000000
constant	p1_76:	signed(L-1	downto	0):=	"1111111111111101011001011011010011000000
constant	p1_77:	signed(L-1	downto	0):=	"11111111111111010110011101010101010101
constant	p1_78:	signed(L-1	downto	0):=	"111111111111110101101001111001010111001110010000
constant	p1_79:	signed(L-1	downto	0):=	"1111111111111101011010011111110101110101
constant	p1_80:	signed(L-1	downto	0):=	"111111111111110101101101010101010101110111011011011010
constant	p1_81:	signed(L-1	downto	0):=	"111111111111110101101111110001011011011
constant	p1_82:	signed(L-1	downto	0):=	"111111111111111010111001000111100100000110000
constant	p1_83:	signed(L-1	downto	0):=	"1111111111111110101110101100101111000101
constant	p1_84:	signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_00:	signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_00.	signed(L-1	downto	0)	"11111111111111111111111111111111111111
constant	p1_07.	signed(L=1	downto	0) ·=	"11111111111111111111111111111111111111
constant	p1_00:	signed(L-1	downto	0):=	"111111111111111101100000011111101101101
constant	p1 90:	signed(L-1	downto	0):=	"111111111111110110000011110111111011001111
constant	p1 91:	signed(L-1	downto	0):=	"11111111111111101100001011011011100001101101111
constant	p1_92:	signed(L-1	downto	0):=	"111111111111110100011101111110101010000101
constant	p1_93:	signed(L-1	downto	0):=	"111111111111111011000100100110111110010000
constant	p1_94:	signed(L-1	downto	0):=	"11111111111111101100010101111100010101111
constant	p1_95:	signed(L-1	downto	0):=	"111111111111111011000110010000010000110011101111
constant	p1_96:	signed(L-1	downto	0):=	"111111111111111010001110100001100000101111
constant	p1_97:	signed(L-1	downto	0):=	"1111111111111110110010001110010011110010000
constant	p1_98:	signed(L-1	downto	0):=	"111111111111111011001010010011011011011
constant	p1_99:	signed(L-1	downto	U):=	"11111111111111101001011100001000110001111
constant	p1_100	signed(L-1	downto	0):=	"1111111111111101100110011101011100001011101101100110000
constant	p1_101	signed(L-1	downto	0):=	"11111111111111011001110001001000011101000111010
constant	p1_102	: signed(L-1	downto	0):=	
constant	p1_103	signed(L-1	downto	$(0) \cdot =$	"1111111111111111111110100000110110100000
constant	p1_101	signed(L-1	downto	0):=	"1111111111111110100101000110001001010101
constant	p1 106	signed(L-1	downto	0):=	"11111111111111101001110001100010011100110110000
constant	p1_107	signed(L-1	downto	0):=	"111111111111110110100000011101001001001
constant	p1_108	: signed(L-1	downto	0):=	"11111111111111010101010101010000000000
constant	p1_109	signed(L-1	downto	0):=	"1111111111111110110101010101010001110110000
constant	p1_110	: signed(L-1	downto	0):=	"111111111111111011010111001110001000010000
constant	p1_111	: signed(L-1	downto	0):=	"1111111111111111011010000010100000111011001100011010
constant	p1_112	signed(L-1	downto	0):=	"11111111111111111111110110010101010101
constant	p1_113	signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_114	signed(L-1	downto	0):=	"111111111111111110110111000101011011011
constant	p1_115	signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_110	: signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_117	signed(L-1	downto	0)	"11111111111111111110000000000000000000
constant	p1_110	signed(L=1	downto	$(0) \cdot =$	"111111111111111110010010100100100100100
constant	p1_120	signed(L-1	downto	0):=	"1111111111111111010111110001111110011011010
constant	p1 121	signed(L-1	downto	0):=	"111111111111111011100101000000111011011
constant	p1_122	signed(L-1	downto	0):=	"1111111111111111011100110001000110101111
constant	p1_123	signed(L-1	downto	0):=	"111111111111110111001110001011001101100100011010
constant	p1_124	signed(L-1	downto	0):=	"1111111111111111011000000100101010001111
constant	p1_125	: signed(L-1	downto	0):=	"11111111111111110110010000011010101010
constant	p1_126	signed(L-1	downto	0):=	"1111111111111111011001111100110101101011010
constant	p1_127	signed(L-1	downto	0):=	"11111111111111111111111111111111111111
constant	p1_128	: signed(L-1	downto	0):=	"1111111111111111111110110000100001000000
constant	p1_129	: signed(L-1	downto	0):=	
constant	p1_130	: signed(L-1	downt.o		
constant	p1_131	i aigmod(I 1	dormto	0)	"11111111111111111111100001101010101000011010
constant.	n1 133	<pre>signed(L-1 signed(L-1</pre>	downto downto	0):= 0):=	"11111111111111110000110101010101010101
constant		<pre>signed(L-1 signed(L-1 signed(L-1</pre>	downto downto	0):= 0):= 0):=	"1111111111111101111000011010101000110101
	p1_134	: signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1	downto downto downto downto	0):= 0):= 0):= 0):=	"11111111111111100001101010100001101011001110000
constant	p1_134 p1_135	: signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1	downto downto downto downto downto	0):= 0):= 0):= 0):= 0):=	"111111111111100001101010000110101000000
constant constant	p1_135 p1_135 p1_135 p1_136	<pre>signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1)</pre>	downto downto downto downto downto downto	0):= 0):= 0):= 0):= 0):= 0):=	"111111111111100001101010000110101000000
constant constant constant	p1_135 p1_135 p1_135 p1_136 p1_137	<pre>signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1)</pre>	downto downto downto downto downto downto	0):= 0):= 0):= 0):= 0):= 0):=	"     "111111111111000011010100001101010000000
constant constant constant constant	p1_133 p1_135 p1_136 p1_137 p1_138	<pre>signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1 signed(L-1)</pre>	downto downto downto downto downto downto	0) := 0) := 0) := 0) := 0) := 0) := 0) := 0) :=	"11111111111111000011010101000011010100010000
constant constant constant constant	p1_133 p1_135 p1_136 p1_137 p1_138 p1_139	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto downto downto downto downto downto downto downto	0):= 0):= 0):= 0):= 0):= 0):= 0):= 0):=	"     "111111111111100001101010000011010100010000
constant constant constant constant constant constant	p1_135 p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140	<pre>signed(L-1 signed(L-1 signed(L-1)</pre>	downto downto downto downto downto downto downto downto downto	0) := 0) := 0) := 0) := 0) := 0) := 0) := 0) := 0) :=	"     "11111111111100001101010000011010100010000
constant constant constant constant constant constant constant	p1_134 p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141	: signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1 : signed(L-1	downto downto downto downto downto downto downto downto downto downto	0):= 0):= 0):= 0):= 0):= 0):= 0):= 0):=	<pre>"111111111111100001101010000011010100010000</pre>
constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_142	<pre>signed(L-1 signed(L-1 signed(L-1)</pre>	downto downto downto downto downto downto downto downto downto downto	0) := 0) :=	<pre>"111111111111100001101010000011010100010000</pre>
constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144	<pre>signed(L-1 signed(L-1 signed(L-1</pre>	downto downto downto downto downto downto downto downto downto downto downto downto	0):= 0):= 0):= 0):= 0):= 0):= 0):= 0):=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto downto downto downto downto downto downto downto downto downto downto downto	<pre>0) := 0) :=</pre>	<pre>"1111111111111100011010101000110101010000</pre>
constant constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_146	<pre>signed(L-1 signed(L-1 signed(L-1)</pre>	downto downto downto downto downto downto downto downto downto downto downto downto downto downto	<ul> <li>O) :=</li> </ul>	<pre>"111111111111100001101010000011010100010000</pre>
constant constant constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_144 p1_144 p1_145 p1_146 p1_147	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1)</pre>	downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto	<pre>O) := O) :=</pre>	<pre>"1111111111111100001101010000011010100000</pre>
constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_142 p1_144 p1_144 p1_145 p1_146 p1_147 p1_148	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) si</pre>	downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto	<pre> O) := O) :=</pre>	<pre>"111111111111100001101010000011010100010000</pre>
constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_144 p1_144 p1_148 p1_149	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) si</pre>	downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto	<ul> <li>():=</li> <li>():=<td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></li></ul>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_144 p1_145 p1_144 p1_149 p1_149 p1_150	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) s</pre>	downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto downto	(a)       (b)         (b)       (c)         (c)       (c)	<pre>"1111111111111000011010100000110101000000</pre>
constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant constant	p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_146 p1_147 p1_148 p1_149 p1_150 p1_150 p1_150	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1)</pre>	downto downto	(a)       (b)         (b)       (c)         (c)       (	<pre>"1111111111111000011010100000110111001111</pre>
constant con	p1_134 p1_136 p1_136 p1_136 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_146 p1_147 p1_148 p1_149 p1_150 p1_151 p1_152 p1_55	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1)</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_146 p1_148 p1_148 p1_149 p1_150 p1_151 p1_152 p1_152 p1_155	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1)</pre>	downto downto	0):=         0):= <t< td=""><td><pre>"                                    </pre></td></t<>	<pre>"                                    </pre>
constant constant	<pre>p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_146 p1_147 p1_149 p1_150 p1_151 p1_153 p1_154</pre>	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto do	0):=         0):=	<pre>"11111111111110000110100100000110111000110000</pre>
constant con	<pre>p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_141 p1_142 p1_142 p1_143 p1_144 p1_145 p1_146 p1_147 p1_148 p1_149 p1_150 p1_151 p1_153 p1_154 p1_155 p1_156 p1_156</pre>	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto do	0):=         0):=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	<pre>p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_143 p1_144 p1_145 p1_146 p1_147 p1_148 p1_149 p1_151 p1_151 p1_152 p1_154 p1_155 p1_154 p1_155 p1_1</pre>	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto do	0) :=         0) :=	<pre>"                                    </pre>
constant con	<pre>p1_134 p1_135 p1_136 p1_137 p1_138 p1_139 p1_140 p1_141 p1_142 p1_142 p1_143 p1_144 p1_145 p1_146 p1_147 p1_150 p1_151 p1_152 p1_153 p1_154 p1_156 p1_157 p1_158</pre>	= isgned(L-1 = isgned(L-1) = isgned(L-1 = isgned(L-1) = isgned	downto do	0):=         0):=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P1_134 P1_136 P1_136 P1_137 P1_138 P1_139 P1_140 P1_141 P1_142 P1_143 P1_144 P1_145 P1_144 P1_145 P1_151 P1_155 P1_156 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158 P1_157 P1_158	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto do	0):=         0):=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P1_134 P1_135 P1_136 P1_137 P1_138 P1_139 P1_140 P1_141 P1_142 P1_143 P1_144 P1_145 P1_148 P1_148 P1_148 P1_148 P1_151 P1_155 P1_156 P1_158	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1)</pre>	downto do	0):=         0):= <t< td=""><td><pre>"11111111111110000110101010000011011100110000</pre></td></t<>	<pre>"11111111111110000110101010000011011100110000</pre>
constant con	P1_134 P1_135 P1_136 P1_137 P1_138 P1_139 P1_140 P1_141 P1_142 P1_143 P1_144 P1_145 P1_146 P1_147 P1_148 P1_149 P1_151 P1_155 P1_156 P1_157 P1_158 P1_159 P1_161	<pre>signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1)</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P1_134 P1_135 P1_136 P1_137 P1_138 P1_138 P1_140 P1_141 P1_142 P1_143 P1_144 P1_145 P1_146 P1_147 P1_148 P1_147 P1_155 P1_155 P1_157 P1_159 P1_157 P1_157 P1_158 P1_157 P1_157 P1_158 P1_157	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1)</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P134 P135 P136 P_137 P_138 P_141 P_139 P_142 P_143 P_142 P_144 P_144 P_145 P_144 P_145 P_144 P_147 P_144 P_145 P_147 P_141 P_147 P_141 P_145 P_155 P_1	<pre>signed(L-1 signed(L-1 signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1)</pre>	downto do	0):=         0):= <t< td=""><td><pre>"11111111111110000110101010000011011100010000</pre></td></t<>	<pre>"11111111111110000110101010000011011100010000</pre>
constant con	P134 P135 P_137 P_137 P_138 P_137 P_138 P_141 P_142 P_141 P_142 P_141 P_142 P_141 P_142 P_141 P_142 P_141 P_142 P_141 P_142 P_141 P_142 P_151 P_15	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P-1.03 P1.134 P1.136 P1.137 P1.138 P1.138 P1.138 P1.140 P1.141 P1.142 P1.141 P1.142 P1.143 P1.145 P1	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1)</pre>	downto do	0) :=         0) :=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P134 P_135 P_137 P_136 P_137 P_138 P_141 P_145 P_148 P_188P_188 P_188	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1) signed(L-1)</pre>	downto do	0) :=         0) :=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P134 P135 P_137 P_138 P_137 P_138 P_141 P_142 P_151 P_15	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1)</pre>	downto do	0) :=         0) :=	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P-1.34 P1.134 P1.136 P1.137 P1.138 P1.138 P1.138 P1.143 P1.143 P1.144 P1.144 P1.145 P1	<pre>isjned(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1) sig</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P134 P135 P_137 P_136 P_137 P_138 P_138 P_141 P_148P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148 P_148P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_148 P_14	<pre>signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1) signed(L-1 signed(L-1) si</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>
constant con	P-1.03 P1.134 P1.135 P1.138 P1.138 P1.138 P1.140 P1.141 P1.142 P1.141 P1.142 P1.143 P1.144 P1.149 P1.148 P1	<pre>isjned(L-1 signed(L-1) signed(L-1 signed(L-1) signed(L-1 signed(L-1) sig</pre>	downto do	0):=         0):= <t< td=""><td><pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre></td></t<>	<pre>"!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!</pre>

constant p1_173: signed(L-1 downto 0):= "111111111111111001010000100100100100100	
<pre>constant p1_174: signed(L-1 downto 0):= "1111111111111001010010110000111000010101</pre>	
constant p1 176: signed(L-1 downto 0) = "1111111111100101000000010000101110010000	
Constant p17: signs(L-1 dward 0):= "111111111110001111111000011001001000010000	
constant pl_1/9: signed(L-1 downto 0):= "lllllllllllll000100011000100010101011010110001000000	
constant p1_181: signed(L-1 downto 0):= "11111111111001101010101010101010101010	
Constant p183: signed(L-1 downro 0):= "11111111111100010010010111011000000000	
constant pl_184: signed(L-1 downto 0):= "lllllllllllll0011001100100110010001100100	
constant p1_186; signed(L-1 downto 0):= "11111111111001110010010110101010111010000	
constant p1_188: signed(L-i downto 0) = "11111111111100111111100110110011001100	
constant p1_09: signed(L-1 downco 0):= "1111111111110100000110100110101001010	
constant p1_91: signed(L-1 downto 0):= "1111111111110100010110010000111110010000	
constant p1_193: signed(L-1 downto 0) = "111111111111000110110010100100010000110000	
constant p1_19: signed(L-1 downto 0):= "11111111111101001000100010000010000010000	
constant p1_96: signed(L-1 downto 0):= "11111111111101001100110011001100110011	
constant p1.98: signed(L-1 downto 0)= "1111111111110100000000111011100010001110000	
constant p1_99; signed(L-1 downco 0):= "lillillillillillillooloolilloolloollool	
constant p1_20: signed(L-1 downto 0):= "1111111111110101001100110011100011000	
constant p1_203: signed(L-1 downto 0):= "11111111111100111110001100011000110011	
constant p1_20#; signedL-1 downto 0):= "1111111111110100100001001100111000110000	
constant p1_206: signed(L-1 downto 0):= "111111111111010101110101010101010000000	
constant p1_200: signed(L-1 downto 0) = "111111111111010111100110001011110111	
constant p1_200; signed(L-1 downco 0):= "lillillillillillillooolioliloolioliloolioli	
constant p1_211: signed(L-1 downto 0):= "11111111111100110011111110100100010000010000	
constant p1_213: signed(L-1 downto 0):= "11111111111101010010100000001011111111	
constant pl_214: signed(L-1 downto 0):= "lllllllllllllll010010010111001000101100100	
<pre>constant p1_216: signed(L-1 downto 0):= "111111111111010110100100101010101000000</pre>	
constant p1_218: signed(L-1 downto 0):= "1111111111111101100011010111111110010101	
constant pl_2D: signed(L-1 downto 0):= "llllllllllllll0010001001101010101010101	
<pre>constant p1_221: signed(L-1 downto 0) = "111111111110110101110100111000111000010000</pre>	
Constant p223: signed(L-1 downto 0):= "11111111111110000110101100001100000000	
<pre>constant pl_226: signed(L-1 downto 0):= "1111111111110101100001101111010101101011100110000</pre>	
<pre>constant p1_226: signed(L-1 downto 0) = "111111111111010010010010010010010010010</pre>	
Constant p228: signed(L-1 downto 0):= "11111111111111000010001101011101110111	
<pre>constant p1_229: signed(L-1 downto 0):= "111111111111110000011101010011001101011010</pre>	
constant p1_231: signed(L-1 downto 0):= "1111111111111000011010010001000011010011011010	
Constant p_233: signed(L-1 dwnto 0):= "1111111111111000100001110010000011101010	
<pre>constant pl_234: signed(L-1 downto 0):= "1111111111111010001011010011010011010011010</pre>	
constant pl_236; signed(L-1 downto 0)= "111111111111100101100111111111100000110000	
constant p1_23: signedL-1 downco 0):= "1111111111111000100110001100011000110	
<pre>constant p1_239: signed(L-1 downto 0):= "1111111111111000010000111111011000011011101111</pre>	
constant p0: p_vect_type := (p0.239, p0.238, p0.237, p0.236, p0.234, p0.238, p0.232, p0.231, p0.230, p0.239, p0.239, p0.228, p0.227, p0.226, p0.224, p0.223, p0.221, p	220,p0_219,p0_218,p0_217,p0_216,
()))))))))))))))))))))))))))))))))))))	220,p1_219,p1_210,p1_217,p1_210,
constant p_vect_size: integer := 240; constant log_segs: integer := 15;	
constant lin_segs : integer := 16;	
constant fun_norm_one: integer: = 5;	
constant FHE_q_bitvect: signed(L-1 downto 0) := "0000001000000000000000000000000000000	
···rs purumeters	
<pre>constant FHE_m: natural := 3; constant FHE_h: natural := 3; constant FHE_L: natural := 112;80;</pre>	
<pre>constant FHE_CN: natural := (FHE_n+1)*FHE_L;</pre>	
<pre>constant FHE_Qm: natural := 16; constant FHE_Qn: natural := 32;</pre>	
type vector_array is array (natural range ⇔) of signed(FHE_L-1 downto 0); type matrix_array is array (natural range ⇔, natural range ⇔) of signed(FHE_L-1 downto 0);	
type vector_array_e is array (natural range ⇔) of signed(FHE_L-1 downto 0); type matrix_array_e is array (natural range ⇔, natural range ⇔) of signed(FHE_L-1 downto 0);	
type vector_bit_array is array (natural range ⇔) of std_logic;	
type matrix_bit_array is array (natural range ↔, natural range ↔) of std_logic;	
<pre>constant A00_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000</pre>	
constant A21_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000	

constant A22_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A23_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A24_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
constant A30_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A31_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A32_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A33_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A34_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
constant A40_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A41_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A42_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A43_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant A44_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant B0_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant B1_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant B2_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
constant B3_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
constant B4_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant K0_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant K1_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant K2_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant K3_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant K4_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
constant LOO_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
constant L01_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant L10_coef: signed(FHE_L-1 downto ()) := "11111111111111111111111111111111111
constant L11_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant L20_coef: signed(FHE_L-1 downto 0) := "00000000000000000000000000000000000
constant L21_coef: signed(HHE1 downto 0) := "11111111111111111111111111111111111
constant L30_coer: signed(FHE_1-1 downto 0) := "00000000000000000000000000000000000
constant L31_coer: signed(HHL_1-1 downto 0) := "11111111111111111111111111111111111
constant L41_coef: signed(Pnb_L-1 downs 0) := "00000000000000000000000000000000000
constant neg_one_coef: signed(FHE_L-1 downto 0) := "11111111111111111111111111111111111
end package;
package body
package body types package is
end package body;

# $B.8.\,\texttt{key}\_\texttt{generator}.\,\texttt{vhd}$

library use use library use	IEEE; IEEE.STD_LOGIC, IEEE.MATH_REAL IEEE.NUMERIC_S Work; Work.types_pack	_1164 . ALL; TD . AI kage .	ALL; L; all;
entit entity generic port (	y declaration key_generator is : (LFSR_reg_size)	s : nat	ural);
	clk	:	in std logic:
	reset	-	in std logic:
	gen	-	in std logic:
	LESR reg		in std logic vector(LESB reg size-1 downto 0):
	21.011-1.02	•	in bulliogroupout (mbhliogloupo i downoo o);
	public key		out matrix array(0 to FHE m-1 0 to FHE m):
	public_key		out wester array(0 to FME n 1).
	gon done		out std logic
,	Ren_done		out stu_logic
	,		
ena key	_generator;		
archite	cture Behavioral	l of	key_generator is
compose compone generic port(	enent declaration ent debounce_comp :(init: std_logic	n parat c :=	
	clk ·	in	std logic:
	dh in :	in	std_logic;
	ub_in .		atd logic
١.	puise_out .	out	, stu_togic
· · · · · · · · ·			
end con	iponent;		
compone	nt error_vect_ge	en is	:
porot	clk		in std logic:
	input vect		in vector array $e(0$ to FHE m-1):
	calc		in std logic:
	Guio	•	11 554216816,
	output woot		aut vester array(0 to FUE m 1).
	dono flog		out vector_array(o to rms_m-r),
١.	done_11ag		out stu_logic .= 0
end com	ponent;		
compone generic Por	nt MVa_core is (row_count, col_ t (	_cour	it : natural);
	clk:		in std_logic;
	calc:		in std_logic;
			-
	input_mat: input_vect( input_vect:	D: 1:	<pre>in matrix_array(0 to row_count-1, 0 to col_count-1); in vector_array(0 to col_count-1); in vector_array(0 to row_count-1);</pre>

output_vec1 calc done:	t: out vector_array(0 to row_count-1); out std lowic	
); end component;		
signal declaration constant cycle_count_e constant final_cycle_e	<pre>: natural := integer(ceil(real(FHE_m)*real(FHE_L)/real(LFSR_reg_size)));amount of cycles needed to fill an array for errorvector generation : natural := FHE_m*FHE_L-(cycle_count_e-1)*LFSR_reg_size;in case the target (FHE_m) is not evenly devisible in blocks of 256, a special so</pre>	n broutine handles the final alloca
<pre>constant cycle_count_t constant final_cycle_t</pre>	: natural := integer(ceil(real(FHE_n)*real(FHE_L)/real(LFSR_reg_size)));amount of cycles needed to fill an array for errorvector generation := FHE_n*FHE_L-(cycle_count_t-1)*LFSR_reg_size;	n
constant cycle_count_B constant final_cycle_B	: natural := integer(ceil(real(FHE_m)*real(FHE_n)*real(FHE_L)/real(LFSR_reg_size)));amount of cycles needed to fill an array for errorvect : natural := FHE_m*FHE_n*FHE_L-(cycle_count_B-1)*LFSR_reg_size;	or generation
signal t_vect	: vector_array(0 to FHE_n-1);	
signal b_vect signal LFSR_vect_pipe	<pre>: vector_array(0 to FHE_m-1); : vector_array_e(0 to FHE_m-1);</pre>	
signal B_mat	: matrix_array(0 to FHE_m-1, 0 to FHE_n-1);	
signal e_empt signal e_vect signal e_i, new_e_i signal t_i, new_t_i signal B_i, new_B_i	<pre>: vector_array(0 to FHE_m-1) := (others =&gt; (others =&gt; '0')); : vector_array(0 to FHE_m-1); : natural range 0 to cycle_count_e-1 := cycle_count_e-1; : natural range 0 to cycle_count_t-1 := cycle_count_t-1; : natural range 0 to cycle_count_B-1 := cycle_count_B-1;</pre>	
<pre>signal e_in_done_db, t_ signal e_in_done, t_don signal e_in_done_delay;</pre>	_done_db, B_done_db, error_gen_done, MMult_done: std_logic := '0'; ne, B_done : std_logic := '1'; t_done_delay, B_done_delay : std_logic := '1';	
constant debug_const: 1	natural := 0;	
function declaration function reg2vect_e_in variable output_vect: v variable sel_i: natural variable sel_j: natural	<pre>(input_reg: std_logic_vector(LFSR_reg_size-1 downto 0); input_vect: vector_array_e(0 to FHE_m-1); i: natural) return vector_array_e is vector_array_e(0 to FHE_m-1); l range 0 to FHE_m-1; l range 0 to FHE_L-1;</pre>	
begin output_vect := inpu	it_vect;	
<pre>if i = cycle_count.     for j in 0 to d     sel_i := (i     sel_j := (i) </pre>	e-1 then final_cycle_e-1 loop i+LFSR.reg_size+j)/FHE_L; i+LFSR.reg_size+j)-FHE_L*sel_i;	
output_vect end loop;	<pre>t(sel_i)(sel_j) := input_reg(j);</pre>	
else for j in 0 to I sel_i := (i sel_j := (i	<pre>LFSR_reg_size-1 loop *#LFSR_reg_size+j)/FHE_L; #LFSR_reg_size+j)-FHE_L*sel_i;</pre>	
output_vec1 end loop; end if; return output_vect; end function;	<pre>t(sel_i)(sel_j) := input_reg(j);</pre>	
<pre>function reg2vect_t(ing variable output_vect: v variable sel_i: natural variable sel_j: natural</pre>	put_reg: std_logic_vector(LFSR_reg_size-1 downto 0); input_vect: vector_array(0 to FHE_n-1); i: natural) return vector_array is rector_array(0 to FHE_n-1); 1 range 0 to FHE_n-1; 1 range 0 to FHE_L-1;	
<pre>begin output_vect := inpu</pre>	it_vect;	
<pre>if i = cycle_count.     for j in 0 to d         sel_i := (i         sel_j := (i </pre>	_t-1 then final_cycle_t-1 loop !#IFSR_reg_size+j)/FHE_L; !#IFSR_reg_size+j)-FHE_L*sel_i;	
if sel_j < output	<pre>debug_const then .vect(sel_i)(sel_j) := input_reg(j);</pre>	
else output end if; end loop;	<pre>_vect(sel_i)(sel_j) := '0';</pre>	
else for j in 0 to I sel_i := (i sel_j := (i	LFSR_reg_size-1 loop 1*LFSR_reg_size+j)/FHE_L; 1*LFSR_reg_size+j)-FHE_L*sel_i;	
if sel_j < output_ else	<pre>debug_const then vect(sel_j) (sel_j) := input_reg(j);</pre>	
output end if; end loop; end if; return output_vect;	<pre>vect(sel_i)(sel_j) := '0';</pre>	
<pre>end function; function reg2mat(input_ variable output_mat: mm variable sel_i: natural variable sel_j: natural variable sel_k: natural</pre>	<pre>_reg: std_logic_vector(LFSR_reg_size-1 downto 0); input_mat: matrix_array(0 to FHE_m-1,0 to FHE_n-1); i: natural) return matrix_array is atrix_array(0 to FHE_m-1,0 to FHE_n-1); 1 range 0 to FHE_m-1; 1 range 0 to FHE_n-1;</pre>	
begin output_mat := input	t_mat;	
<pre>if i = cycle_count.     for j in 0 to d     sel_i := (:     sel_j := (:     sel_k := (: </pre>	B-1 then final_cycle_B-1 loop *#FSR.reg.size+1)/(FHE_L+FHHE_n); ##FSR.reg.size+1)/FHE_L - FHE_n*sel_i; sel_j*FHE_L+j+i*LFSR.reg.size)-(((sel_j*FHE_L+j+i*LFSR_reg_size)/FHE_L))*FHE_L;	
if sel_k < output_	<pre>debug_const then mat(sel_i, sel_j)(sel_k) := input_reg(j);</pre>	

```
output_mat(sel_i, sel_j)(sel_k) := '0';
end if;
e
      else
           ie
for j in 0 to LFSR_reg_size-i loop
sel_i := (1*LFSR_reg_size+j)/(FHE_L*FHE_n);
sel_j := (1*LFSR_reg_size+j)/FHE_L - FHE_n*sel_i;
sel_k := (sel_j*FHE_L+j+i*LFSR_reg_size)-(((sel_j*FHE_L+j+i*LFSR_reg_size)/FHE_L))*FHE_L;
                  if sel_k < debug_const then
    output_mat(sel_i, sel_j)(sel_k) := input_reg(j);
                  else
                          output_mat(sel_i, sel_j)(sel_k) := '0';
                   end if;
      end loop;
end if;
return output_mat;
end function;
function pk_assembler(b_vect: vector_array(0 to FHE_m-1); B_mat: matrix_array(0 to FHE_m-1,0 to FHE_n-1)) return matrix_array is
variable pk: matrix_array(0 to FHE_m-1,0 to FHE_n);
variable tmp: signed(FHE_L-1 downto 0);
begin
     in
for i in 0 to FHE_m-1 loop
    pk(i,0) := b_vect(i);
end loop;
     for i in 0 to FHE_m-1 loop
   for j in 1 to FHE_n loop
      pk(1,j) := B_mat(i,j-1);
   end loop;
end loop;
return pk;
end function;
begin
debounce_comparator_unit_LFSR: debounce_comparator
generic map(init=>'1')
port map(
                 clk=>clk,
                  db_in=>e_in_done_delay,
pulse_out=>e_in_done_db
            ):
debounce_comparator_unit_t_vect: debounce_comparator
generic map(init=>'1')
port map(
                   clk=>clk.
           uu_in=>t_done,
pulse_out=>t_done_db
);
                   db in=>t done
debounce_comparator_unit_B_mat: debounce_comparator
generic map(init=>'1')
port map(
           cik=>clk,
db_in=>B_done_delay,
pulse_out=>B_done_db
);
                  clk=>clk,
error_vect_gen_unit: error_vect_gen
port map(
                  clk=>clk,
                  input_vect=>LFSR_vect_pipe,
calc=>e_in_done_db,
           output_vect=>e_vect,
done_flag=>error_gen_done
);
MVa core unit: MVa core
generic map(row_count=>FHE_m, col_count=>FHE_n)
port map(
                clk=>clk,
calc=>B_done_db,
                   input_mat=>B_mat,
                  input_vect0=>t_vect,
input_vect1=>e_empt, --e_empt for debug!!!!!! normally must be e_vect
           output_vect=>b_vect,
calc_done=>MMult_done
);
gen_done <= MMult_done;</pre>
sync_read: process(clk)
begin
begin
if rising_edge(clk) then
    e_i <= new_e_i;
    t_i <= new_t_i;
    B_i <= new_B_i;
</pre>
end if;
end process;
cycle_increment_logic_e: process(gen, e_i)
begin
if gen = '1' then
    new_e_i <= 0;
    e_in_done <= '0';</pre>
else
      e
if e_i = cycle_count_e-1 then
      if e_1 = cycle_count_e-1
    new_e_i <= e_i;
    e_in_done <= '1';
else
    new_e_i <= e_i + 1;
    e_in_done <= '0';
end if;
</pre>
```

end if;

```
end process;
 cycle_increment_logic_t_mat: process(e_in_done_db, t_i)
 begin
 if e_in_done_db = '1' then
if e_in_done_db = '1' then
    nev_t_i <= 0;
    t_done <= '0';
else
    if t_i = cycle_count_t-1 then
        nev_t_i <= t_i;
        t_done <= '1';
    else
        nev t_i <= t_i t_i;
    }
</pre>
cycle_increment_logic_B_mat: process(t_done_db, B_i)
begin
if t_done_db = '1' then
nev_B_i <= 0;
B_done <= '0';
else
if B_i = cycle_count_B-1 then
nev_B_i <= B_i;
B_done <= '1';
else
worn B_i < - 2</pre>
else
    new_B_i <= B_i + 1;
    B_done <= '0';
    end if;
end if;
end process;
 LFSR_read: process(clk)
 begin
begin
if rising_edge(clk) then
    e_in_done_delay <= e_in_done;
    t_done_delay <= t_done;
    B_done_delay <= B_done;</pre>
       if e_in_done_delay = '0' then
   LFSR_vect_pipe <= reg2vect_e_in(LFSR_reg, LFSR_vect_pipe, e_i);
   ord if:</pre>
       end if;
       if t_done_delay = '0' then
    t_vect <= reg2vect_t(LFSR_reg, t_vect, t_i);
end if;</pre>
       if B_done_delay = '0' then
       B_mat <= reg2mat(LFSR_reg, B_mat, B_i);
end if;
       if MMult_done = '1' then
    public_key <= pk_assembler(b_vect, B_mat);
    private_key <= t_vect;
end if;</pre>
 end if;
 end process;
 end Behavioral;
```

#### **B.9.** LFSR\_sub.vhd

end architecture Behavioral;

# **B.10.** LFSR256.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use file.....
library Work;
use Work.types_package.all;
--entity declaration------
entity lfsr256 is
port(
       clk
        clk : in std_logic;
enable : in std_logic;
reset : in std_logic;
output_reg : out std_logic_vector(255 downto 0)
end lfsr256;
architecture Behavioral of lfsr256 is
component lfsr_sub is
generic(seed: std_logic_vector(63 downto 0));
port(
clk
       clk : in std_logic;
enable : in std_logic;
reset : in std_logic;
output_bit : out std_logic := '0'
    );
end component;
--signal declaration-----
signal sequence_reg : std_logic_vector(255 downto 0);
--The full list of seeds has been removed for brevity, the entire code is 20k lines------
rand_gen0: lfsr_sub
generic map(seed => seed0)
port map(
          clk => clk,
reset => reset,
enable => enable,
output_bit => sequence_reg(0)
       );
):
-- The full list of seeds has been removed for brevity, the entire code is 20k lines------
rand_gen255: lfsr_sub
generic map(seed => seed255)
port map(
           clk => clk,
            clk => clk,
reset => reset,
enable => enable,
output_bit => sequence_reg(255)
       );
output_reg <= sequence_reg;</pre>
end architecture Behavioral;
```

# $B.11. \verb"main_controller.vhd"$



reset	:	in std_logic;
public_key	:	in matrix_array(0 to FHE_m-1, 0 to FHE_n);
theta_0_enc		in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
theta_1_enc	:	<pre>in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
upd_u		in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh0		in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh1		in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh2		in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh3		in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
upd_xh4	:	in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
new_u	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
new_xh0		out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
new_xh1		out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
new_xh2		out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
new_xh3		out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
new_xh4	:	<pre>out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
crtl_done	:	out std_logic;
setup_done		out std_logic
); end main_controller;		

architecture Behavioral of main\_controller is

component	System_gen	is	

compone generic port(	ent <mark>System_gen</mark> is c (LFSR_reg_size:	nat	ural);	
	clk calc	:	<pre>in std_logic; in std_logic;</pre>	
	LFSR_reg public_key	:	<pre>in std_logic_vector(LFSR_reg_size-1 downto 0); in matrix_array(0 to FHE_m-1, 0 to FHE_n);</pre>	
	A_00	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_10	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_20	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_30	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_40	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A 01		out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1):	
	A 11	-	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);	
	A_21	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_31	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_41	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A 02		out matrix bit array(0 to FHE CN_1 0 to FHE CN_1).	
	A 12	÷	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);	
	A_22	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_32	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_42	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	1 03		out matrix bit array(0 to EHE $CN_{-1}$ 0 to EHE $CN_{-1}$ ).	
	A 13	1	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1).	
	A_23	-	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_33	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_43	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	1 04		out matrix bit array(0 to FUE CN 1 0 to FUE CN 1).	
	A 14		out matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A 24	÷	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);	
	A_34	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	A_44	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	P O		out matrix bit array(0 to FUE CN 1 0 to FUE CN 1).	
	B_0 B 1	1	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	B 2	÷	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);	
	B_3	-	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	B_4	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	K O		out matrix bit array(0 to FUE CN 1 0 to FUE CN 1).	
	K 1	1	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);	
	K 2	-	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);	
	К_З	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	K_4	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	I. 00		out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1):	
	L_10	-	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	L_20	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	L_30	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	L_40	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	L 01		out matrix bit array(0 to FHE CN_1 0 to FHE CN_1).	
	L_11	-	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE CN-1):	
	L_21	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	L_31	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	L_41	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	neg_one	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);	
	sys_done	:	out std_logic	
); end cor	nponent;			
compone poi	ent Controller is ct (			
	CIK		: in std_logic;	
	reset		: in std_logic;	
			-	
	theta_0 theta_1		: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1 : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1	L); L);
	und u		in matrix bit array(0 to EHE CN_1 0 to EUE CN 1	<u>.</u>
	upd_u		in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1 : in matrix bit array(0 to FHE CN-1 0 to FHE CN-1	); ))
	upd_xh1		: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE CN-1	);
	upd_xh2		: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1	IJ;
	upd_xh3		: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1	L);
	upd_xh4		: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1	1);

out_u out_xh0	<pre>: out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
out_xh1	: out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
out_xh3	<pre>cont matrix_bi_array(0 to FHE_CN-1, 0 to FHE_CN-1); cont matrix_bi_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
out_xh4	: out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_00 A_10	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_20	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_30 A_40	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_01	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_11	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_31	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_41	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_02 A 12	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); ; in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_22	<pre>in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
A_32 A_42	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_03	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_13	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_33	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_43	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_04 A 14	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); ; in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_24	in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_34 A_44	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_0	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_1 B_2	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_3	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
B_4	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
K_0 K 1	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); ; in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
K_2	in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
K_3 K_4	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L 00	: in matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);
L_10	in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_20 L_30	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_40	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_01 L_11	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); in matrix bit array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_21	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
L_31 L_41	: in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); : in matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
neg one	: in matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);
dens files	
);	: out sta_logic
end component;	
component lfsr256 is port(	
clk : in	std_logic;
enable : in reset : in	<pre>std_logic; std_logic;</pre>
<pre>output_reg : ou );</pre>	<pre>std_logic_vector(255 downto 0)</pre>
end component;	
signal A_00, A_10, A_20, A signal A_01, A_11, A_21, A	_30, A_40: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); _31, A_41: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
signal A_02, A_12, A_22, A signal A 03, A 13, A 23, A	_32, A_42: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1); _33, A 43: matrix_bit_array(0 to FHE CN-1, 0 to FHE CN-1);
signal A_04, A_14, A_24, A	_34, A_44: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
signal B_0, B_1, B_2, B_3,	<pre>B_4: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
signal K_0, K_1, K_2, K_3,	<pre>K_4: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
signal L_00, L_10, L_20, L	_30, L_40: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
signai L_01, L_11, L_21, L	_S1, L_41: matrix_bit_array() to rnE_UN-1, 0 to rnE_UN-1);
signal neg_one: matrix_bit	_array(0 to FHE_CN-1, 0 to FHE_CN-1);
<pre>constant LFSR_reg_size: na signal LFSR reg: std logic</pre>	<pre>cural := 256; vector(LFSR reg size-1 downto 0);</pre>
signal LFSR_enable : std_l	pric: = '0';
Signai setup_pipe : std_1	ν <u>ετ</u> υ,
constant trunc_amount :	natural := 30;
-	
function circshift(input	_mat: matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1)) return matrix_bit_array is
variable output_mat: mat begin	<pre>rsz_bst_array(0 to FHE_CN-1, 0 to FHE_CN-1);</pre>
for i in trunc_amount to for j in 0 to FHF CN	FHE_CN-1 loop -1 loop
output_mat(i-tru	<pre>nc_amount,j) := input_mat(i,j);</pre>
end loop; end loop;	
for i in 0 to trunc amou	nt-1 loop
for j in 0 to FHE_CN	
output_mat(i+(FH	<pre>E_UN-trunc_amountJ-1,jJ := input_mat(i,j);</pre>

return output	mat ·
end function;	
begin	
lfsr256_unit: 1 port_map(	fsr256
clk =>	clk,
enable reset =	<pre>&gt;&gt; LrSK_enable, &gt; reset,</pre>
output_ );	reg => LFSR_reg
System_gen_unit	: System_gen
generic map port map(	(LFSR_reg_size => LFSR_reg_size)
	<pre>clk =&gt; clk, calc =&gt; setup,</pre>
	<pre>LFSR_reg =&gt; LFSR_reg, public_key =&gt; public_key,</pre>
	$A_{0} = A_{0},$
	$A_{-10} \Rightarrow A_{-10}$ , $A_{-20} \Rightarrow A_{-20}$ ,
	$A_{30} => A_{30}$ , $A_{40} => A_{40}$ ,
	$A_01 => A_01$ ,
	$A_{-11} \Rightarrow A_{-11}$ , $A_{-21} \Rightarrow A_{-21}$
	$A_{31} \Rightarrow A_{31},$ $A_{41} \Rightarrow A_{31},$
	A_31 -> A_31,
	$A_{02} => A_{02},$ $A_{12} => A_{12},$
	$A_22 \Rightarrow A_22$ , $A_32 \Rightarrow A_32$ ,
	$A_{42} => A_{42},$
	$A_{03} \Rightarrow A_{03},$ $A_{13} \Rightarrow A_{13},$
	$A_{23} \Rightarrow A_{23}, A_{33} \Rightarrow A_{33}$
	$A_{43} => A_{43}$ ,
	$A_04 \Rightarrow A_04$ ,
	$A_{-14} = A_{-14}$ , $A_{-24} = A_{-24}$ ,
	$A_{34} => A_{34}, A_{44} => A_{44},$
	$B_0 \implies B_0$ ,
	$B_1 \implies B_1$ , $B_2 \implies B_2$ ,
	$B_3 => B_3$ , $B_4 => B_4$ ,
	$K_{0} => K_{0}$ ,
	$\begin{array}{l} K_{-1} \ => \ K_{-1} \ , \\ K_{-2} \ => \ K_{-2} \ . \end{array}$
	$K_3 \Rightarrow K_3$ , $K_4 \Rightarrow K_4$
	$L_{-10} = L_{-10}$ , $L_{-10} = L_{-10}$ ,
	$L_20 \Rightarrow L_20$ , $L_30 \Rightarrow L_30$ ,
	L_40 => L_40,
	$L_01 \Rightarrow L_01,$ $L_11 \Rightarrow L_11,$
	$L_21 \Rightarrow L_21,$ $L_31 \Rightarrow L_31,$
	$L_41 => L_41$ ,
	<pre>neg_one =&gt; neg_one,</pre>
);	sys_done => setup_pipe
setup_done <= s	stup_pipe;
Controller_unit	: Controller
port map( clk	=> clk,
cal res	c ⇒> crtl, at => reset,
the	<pre>ta_0 =&gt; theta_0_enc, ta_1 =&gt; theta_1_enc,</pre>
upd upd	_u =>upd_u, _xhO=>upd_xhO,
upd upd	_xh1=>upd_xh1, _xh2=>upd_xh2,
upd upd	_xh3=>upd_xh3, _xh4=>upd_xh4,
out	_u => new_u,
out	zh0=>new zh0, zh1=>new zh1.
out	_nlnenl_, _xh2=>new_xh2,
out	<pre>xno-/new_xno, xh4=&gt;new_xh4,</pre>

	A_20 =	=>	A_20	
	A_30	=>	A_30	,
	A_40 :	=>	A_40	,
	A_01 :	=>	A_01	,
	A_11 :	=>	A_11	,
	A_21 -	->	A_21	,
	A_31 -		A_31	,
	H_41 .		N_41	,
	A_02 -	=>	A_02	
	A_12 -	=>	A_12	,
	A_22 :	=>	A_22	,
	A_32 :	=>	A_32	,
	A_42	=>	A_42	,
		- `		
	A_U3 -		A_03	,
	A 23 -		N 23	,
	A 33		A 33	,
	A 43 :	=>	A 43	,
				,
	A_04	=>	A_04	,
	A_14 :	=>	A_14	,
	A_24 :	=>	A_24	,
	A_34 :	=>	A_34	,
	A_44	=>	A_44	,
	<b>D</b> O .	- `	D O	
1	D_U '		D_U D 1	,
	B 2 -		B 2	,
	B 3		B_2	,
1	B 4	=>	B 4	,
				,
1	K_0 :	=>	K_0	,
1	K_1 :	=>	K_1	,
1	K_2 :	=>	K_2	,
1	K_3 :	=>	К_З	,
1	K_4	=>	K_4	,
,	T 00 -	- \	T 00	
	L_00 ·		L_00 T_10	,
	L_10		L_20	,
1	L 30 -	=>	L 30	,
1	L_40 :	=>	L_40	,
	-		-	-
1	L_01 :	=>	L_01	,
1	L_11 -	=>	L_11	,
1	L_21	=>	L_21	,
1	L_31 ·	=>	L_31	,
1	L_41 :	=>	L_41	,
	neg o	ne	=> n	eg one
			. п	05-010,
	done_:	fla	.g =>	crtl_done
);				
LFSR_enable_	logic	: p	roce	ss(clk)
begin if wi-i-	a	· ( -		then
ii risin jf e	g_eage	e(C = '	1' +	hen
11 5	LFSR (	ena	ble	<= '1';
end	if;			
if s	etup_j	pip	e =	'1' then
1	LFSR_(	ena	ble	<= '0';
end	if;			
end if;				
ena process;				
end architec	ture	Beh	avio	ral;
				,

# B.12. Setup\_Encoder.vhd



port( clk: in std\_logic; db\_in: in std\_logic; pulse\_out: out std\_logic ): end component debounce comparator; component BitMatMul\_core is generic(row\_countA, col\_countA, row\_countB, col\_countB : natural); Port ( clk: in std\_logic; calc: in std logic: input\_matA: in matrix\_bit\_array(0 to row\_countA-1, 0 to col\_countA-1); input\_matB: in matrix\_array(0 to row\_countB-1, 0 to col\_countB-1); output\_mat: out matrix\_array(0 to row\_countA-1, 0 to col\_countB-1); calc\_done: out std\_logic ); end component; signal R\_mat : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_m-1); signal RA\_mat : matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n); signal RA\_mat\_pmu : matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n); signal done\_flag, done\_delay : std\_logic := '0'; constant cycle\_count : natural := integer(ceil(real(FHE\_M)\*real(FHE\_m)/real(LFSR\_reg\_size))); --amount of cycles needed to fill an array for errorvector generation constant final\_cycle : natural := FHE\_CN\*FHE\_m-(cycle\_count-1)\*LFSR\_reg\_size; --in case the target (FHE\_m) is not evenly devisible in blocks of 256, a special subroutine handles the final allocat signal R\_fill\_done : std\_logic := '1'; signal R\_fill\_done\_db : std\_logic := '0'; signal i, new\_i: natural range 0 to cycle\_count-1 := cycle\_count-1; signal output\_cipher\_pipe : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1) := (others => (others => '0')); function reg2mat\_R(input\_reg: std\_logic\_vector(LFSR\_reg\_size-1 downto 0); input\_mat: matrix\_bit\_array(0 to FHE\_CN-1,0 to FHE\_m-1); i: natural) return matrix\_bit\_array is
variable output\_mat: matrix\_bit\_array(0 to FHE\_CN-1,0 to FHE\_m-1);
variable sel\_i: natural range 0 to FHE\_CN-1,0 to FHE\_m-1;
variable sel\_j: natural range 0 to FHE\_CN-1; begin output\_mat := input\_mat; if i = cycle\_count-1 then
 for j in 0 to final\_cycle-1 loop
 sel\_i := (i+ESR\_reg\_size+j)/FHE\_m;
 sel\_j := (i+LFSR\_reg\_size+j) - FHE\_m\*sel\_i; output\_mat(sel\_i, sel\_j) := input\_reg(j); end loop; else b for j in 0 to LFSR\_reg\_size-1 loop sel\_i := (i\*LFSR\_reg\_size+j)/FHE\_m; sel\_j := (i\*LFSR\_reg\_size+j) - FHE\_m\*sel\_i; output\_mat(sel\_i, sel\_j) := input\_reg(j); end loop; end if: return output\_mat; end function; --The following functions generate the cipher. To reduce the amount of calculations required, the generation is heavily altered --i.e. replaced with equivalent but more efficient operations. See documentation on the alterations. function Imu\_add(mu: signed(FHE\_L-1 downto 0); RA\_mat: matrix\_array(0 to FHE\_CN-1, 0 to FHE\_D)) return matrix\_array is variable RA\_Plus\_Imu: matrix\_array(0 to FHE\_CN-1, 0 to FHE\_D); variable mu\_shifted: signed(FHE\_L-1 downto 0); variable mu\_shifted: signed 0 to FHE\_L1; variable container: natural range 0 to FHE\_L1; begin RA\_plus\_Imu := RA\_mat; container := 0; k := k + 1; end if; end loop; return RA\_plus\_Imu; end Imu\_add; --The Flattening operation is integrated in the next two functions. Binary representation is used, hence BitDecomp and inverse-BitDecomp --have to be interpreted and integrated function cipher\_gen(RA\_plus\_Imu: matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n)) return matrix\_bit\_array is variable cipher : matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); begin for i in 0 to FHE\_CN-1 loop n o co rns\_un-1 loop
for j in 0 to FHE\_n loop
for k in 0 to FHE\_L-1 loop
cipher(i,k+j\*FHE\_L) := RA\_plus\_Imu(i,j)(k);
end loop;
end loop; end loop; end loop; return cipher; end function; --signal dfum\_out: integer; --function dfun(R\_mat: matrix\_bit\_array(0 to FHE\_CN-1,0 to FHE\_m-1)) return integer is --variable vect: vector\_bit\_array(0 to FHE\_m-1); --variable val: natural; --begin --for i in 0 to FHE\_CN-1 loop

-- vect := (others => '0'); -- for j in 0 to FBE\_m-1 loop -- vect(j) := R\_mat(i,j); -- val := to\_integer(unsigned(vect)); -- report natural'image(val); --return 0; --return 0; --end function; begin clk=>clk, db\_in=>R\_fill\_done, pulse\_out=>R\_fill\_done\_db ); input\_matA=>R\_mat, input\_matB=>public\_key, output\_mat=>RA\_mat, calc\_done=>done\_flag
); cycle\_increment\_logic: process(calc, i) begin if calc = '1' then new\_i <= 0; R\_fill\_done <= '0';</pre> new\_i <= i; R\_fill\_done <= '1';</pre> else else new\_i <= i + 1; R\_fill\_done <= '0'; end if; end if; end process; mu\_capture: process(clk)
begin
if rising\_edge(clk) then
i <= new\_i;
done\_delay <= done\_flag;
enc\_done\_flag <= done\_delay;</pre> if R\_fill\_done = '0' then
 R\_mat <= reg2mat\_R(LFSR\_reg, R\_mat, i);
end if;</pre> if done\_flag = '1' then
 RA\_mat\_pmu <= Imu\_add(mu, RA\_mat);
end if;</pre> if done\_delay = '1' then output\_cipher\_pipe <= cipher\_gen(RA\_mat\_pmu); end if; end if; end process; output\_cipher <= output\_cipher\_pipe;</pre> end architecture Behavioral:

# B.13. System\_gen.vhd

Author: Pier	ter Stobbe	
Date latest	undate:	
library IEEE:		
use TEEE.S	STD LOGIC 1164	4. ALT.:
use TEEE.M	ATH REAL ALL	
use TEEE.	UMERIC STD. AL	
library Work:		
use Work.t	vpes package	all:
	-)r	
entity Sust	em aen	
entity System	gen is	
generic (LESR	reg size: nat	tural):
port(		
clk		in std logic:
calc		in std logic:
LFSR 1	ceg :	in std logic vector(LFSR reg size-1 downto 0);
public	ckev :	in matrix array(0 to FHE m-1, 0 to FHE n);
1	- ,	
A 00	:	out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1);
A_10	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_20	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_30	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);
A_40	:	out matrix_bit_array(0 to FHE_CN-1, 0 to FHE_CN-1);

out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); A\_01 A\_11 A\_21 A\_31 A\_41 out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); A\_02 A\_12 A\_22 A\_32 A\_32 A\_42 out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); A\_03 A\_13 A\_23 A\_33 A\_33 A\_43 out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); A\_04 A\_14 A\_24 A\_34 A\_44 B\_0 out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); B\_1 B\_2 B\_3 B\_4 out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); K\_0 K\_1 K\_2 К\_З К\_4 : out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); L\_00 L\_10 L\_20 L\_30 L\_40 L 01 out matrix bit array(0 to FHE CN-1, 0 to FHE CN-1); L\_01 L\_11 L\_21 L\_31 L\_41 out matrix\_bit\_array(0 to Fm\_CN-1, 0 to Fm\_CN-1); : out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); neg\_one : out std logic sys\_done ): end System\_gen; architecture Behavioral of System\_gen is component debounce\_pulse is
generic(init: std\_logic := '0'); port( clk: in std\_logic; db\_in: in std\_logic; pulse\_out: out std\_logic ); end component debounce\_pulse; component lfsr256 is port( clk : in std\_logic; enable : in std\_logic; reset : in std\_logic; output\_reg : out std\_logic;vector(255 downto 0) ); end component; component Setup Encoder is eneric (LFSR\_reg\_size: natural); port( : in std\_logic; : in std\_logic; calc : in std\_logic\_vector(LFSR\_reg\_size-1 downto 0); : in signed(FHE\_L-1 downto 0); : in matrix\_array(0 to FHE\_m-1, 0 to FHE\_n); LFSR\_reg m11 public\_key output\_cipher : out matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); enc\_done\_flag : out std\_logic := '0' ); end component; signal coef: signed(FHE\_L-1 downto 0); constant A\_dim: natural := 5; --square
constant operation\_cnt: natural := A\_dim\*A\_dim + 4\*A\_dim + 1; signal i, new\_i: natural range 0 to operation\_cnt-1; signal done: std\_logic := '1'; --signal done\_db: std\_logic := '0'; signal calc\_cipher: std\_logic := '0'; constant LFSR\_size: natural := 256; signal cur\_cipher: matrix\_bit\_array(0 to FHE\_CN-1, 0 to FHE\_CN-1); signal enc\_done\_flag: std\_logic; begin --debounce\_pulse\_unit: debounce\_pulse --generic map( init=>'1' )

--port map( -------- ); clk=>clk, db\_in=>done, pulse\_out=>done\_db ); LFSR\_reg=>LFSR\_reg, mu=>coef, public\_key=>public\_key, output\_cipher=>cur\_cipher, enc\_done\_flag=>enc\_done\_flag ); sys\_done <= '0'; end if; end process; cycle\_increment\_logic: process(calc, enc\_done\_flag, i) begin
if calc = '1' then
 new\_i <= 0;
 done <= '0';</pre> calc\_cipher <= '1';</pre> else if i = operation\_cnt-1 then
 new\_i <= i;
 done <= '1';</pre> calc\_cipher <= '0';</pre> else new\_i <= i + 1; done <= '0'; calc\_cipher <= enc\_done\_flag; end if; end if; end process; input\_piping: process( begin if i = 0 then coef <= A00\_coef; end if; if i = 1 then coef <= A10\_coef; end if; if i = 2 then coef <= A20\_coef; end if; if i = 3 then coef <= A30\_coef; end if; if i = 4 then coef <= A40\_coef; end if; input\_piping: process(clk) end if; if i = 5 then coef <= A01\_coef; end if; if i = 6 then coef <= A11\_coef; end if; if i = 7 then coef <= A21\_coef; end if; if i = 8 then coef <= A31\_coef; end if; if i = 9 then coef <= A41\_coef; end if; end if; if i = 10 then coef <= A02\_coef; end if; if i = 11 then coef <= A12\_coef; end if; if i = 12 then coef <= A22\_coef; end if; if i = 13 then coef <= A32\_coef; end if; if i = 14 then coef <= A42\_coef; end if; if i = 15 then coef <= A03\_coef; end if; if i = 16 then coef <= A13\_coef;</pre>

end if; if i = 17 then coef <= A23\_coef; end if; if i = 18 then coef <= A33\_coef; end if; if i = 19 then coef <= A43\_coef; end if; end 1; if i = 35 then coef <= L00\_coef; end if; if i = 36 then coef <= L10\_coef; end if; if i = 37 then coef <= L20\_coef; end if; if i = 38 then coef <= L30\_coef; end if; if i = 39 then coef <= L40\_coef; end if; if i = 45 then
 coef <= neg\_one\_coef;
end if;</pre> end process; output\_piping: process(clk) begin if rising\_edge(clk) then if enc\_done\_flag = '1' then if i = 0 then A\_00 <- cur\_cipher; end if; if i = 1 then A\_10 <- cur\_cipher; end if; if i = 2 then A\_20 <- cur\_cipher; end if; if i = 3 then

A\_30 <= cur\_cipher; end if; if i = 4 then A\_40 <= cur\_cipher; end if; end 1; if i = 5 then  $A_{-}01 <= cur_cipher;$ end if; if i = 6 then  $A_{-}11 <= cur_cipher;$ end if; if i = 7 then  $A_{-}21 <= cur_cipher;$ end if; if i = 8 then  $A_{-}31 <= cur_cipher;$ end if; if i = 9 then  $A_{-}41 <= cur_cipher;$ end if; if i = 10 then A\_02 <= cur\_cipher; end if; if i = 11 then A\_12 <= cur\_cipher; end if; if i = 12 then A\_22 <= cur\_cipher; end if; if i = 13 then A\_32 <= cur\_cipher; end if; if i = 14 then A\_42 <= cur\_cipher;</pre> A\_42 <= cur\_cipher; end if; end 11; if i = 25 then B\_0 <= cur\_cipher; end if; if i = 26 then B\_1 <= cur\_cipher; end if; if i = 27 then B\_2 <= cur\_cipher; end if; if i = 28 then B\_3 <= cur\_cipher; end if; if i = 29 then B\_4 <= cur\_cipher; end if; end if; if i = 30 then K\_0 <= cur\_cipher; end if; if i = 31 then K\_1 <= cur\_cipher; end if; if i = 32 then K\_2 <= cur\_cipher; end if; if i = 33 then K\_3 <= cur\_cipher; end if; if i = 34 then K\_4 <= cur\_cipher; end if; if i = 35 then L\_00 <= cur\_cipher; end if; if i = 36 then L\_10 <= cur\_cipher; end if; if i = 37 then L\_20 <= cur\_cipher; end if; if i = 38 then
L\_30 <= cur\_cipher; end if; if i = 39 then L\_40 <= cur\_cipher; end if; if i = 40 then L\_01 <= cur\_cipher; end if; if i = 41 then L\_11 <= cur\_cipher; end if; if i = 42 then L\_21 <= cur\_cipher; end if; if i = 43 then L\_31 <= cur\_cipher; end if; if i = 44 then L\_41 <= cur\_cipher; end if; if i = 45 then neg\_one <= cur\_cipher; end if; e

# C

# Demo code

The FPGA can be interfaced with utilsing the matlab code below. The files "nexys4\_demo\_interface.m" and "Gentry\_HME\_MM.m" are followed by the vhdl code that is used in the demo. To prevent repetition, the modules that have already been presented in appendix B have been omitted.

#### C.1. nexys4\_demo\_interface.vhd

close; clear; clc;  $transmit_queue = [transmit_queue, uint64(i+3)+uint64(i+2)*uint64(2^{-16})+uint64(i+1)*uint64(2^{-(2*16)})+uint64(i)*uint64(2^{-(48)})];$ end transmit\_queue = [transmit\_queue, transmit\_queue]; % row\_1 = uint64(1)+uint64(2)\*uint64(2^16)+uint64(3)\*uint64(2^(2\*16))+uint64(4)\*uint64(2^(48)); % fact = 1; % row\_1 = uint64(fact\*1)+uint64(fact\*1)\*uint64(2^16)+uint64(fact\*1)\*uint64(2^(2\*16))+uint64(fact\*1)\*uint64(2^(48)); % transmit\_queue = [row\_1, zeros(1,63), row\_1, zeros(1,63)]; % transmit\_queue = repmat(row\_1,1,2\*64); % transmit\_queue = repmat(intmax('uint64'),1,2\*64); % transmit\_queue = uint64(randi(intmax('uint32'),1,2\*64)+randi(intmax('uint32'),1,2\*64)); ""
" transmit\_queue = [];
% for i = 0:63
% transmit\_queue = [transmit\_queue, uint64(2<sup>i</sup>)];
% end % transmit\_queue = uint64([zeros(1,16),ones(1,16),zeros(1,32)]); val1 = uint64(7); % valit = vali; valit = vali + vali\*uint64(2^48); val2 = uint64(1);
% val2t = val2 + val2\*uint64(2^48);
val2t = val2; transmit\_queue(1:64) = val1t; transmit\_queue(65:end) = val2t; 22 %
%
FHE\_n = 3;
FHE\_L = 16;
FHE\_CN = (FHE\_n+1)\*FHE\_L; % C1 = reshape(uint64(randi(intmax('uint8'),1,(FHE\_n+1)\*FHE\_CN)),FHE\_CN,FHE\_n+1); % C2 = reshape(uint64(randi(intmax('uint8'),1,(FHE\_n+1)\*FHE\_CN)),FHE\_CN,FHE\_n+1); % cnt = 1; % for i = 1:FHE\_CN % C1(i,:) = wint64(cnt:(cnt+FHE\_n)); % cnt = cnt + FHE\_n+1; " end % C2 = C1; C1 = repmat(uint64([val1,0,0,val1]),FHE\_CN,1); C2 = repmat(uint64([val2,0,0,0]),FHE\_CN,1); % C1 = repmat(uint64([val1,0,0,0]),FHE\_CN,1); % C2 = repmat(uint64([val2,0,0,val2]),FHE\_CN,1); C\_out = Gentry\_HME\_MM(C1,C2,FHE\_n,FHE\_L);

C\_out(1,:)

%% contact
device = serialport("COMS",1E6);
% write(device, "flp", 'char')
% write(device, "flp", 'char')

%% send
write(device, "clc", 'char')
for i = 1:length(transmit\_queue)
write(device, transmit\_queue(), 'uint64')
end
write(device, "calc", 'char')
data = uint64(read(device,4, 'uint64'));

%%
ciph\_out = zeros(1,4+length(data));
for i = 1:4:4+length(data));
for i = 1:4:4+length(data));
end
ciph\_out(1:t3) = [bi2de(tmp(1:16)),bi2de(tmp(17:32)),bi2de(tmp(33:48)),bi2de(tmp(49:end))];
end
ciph\_out\_old = ciph\_out;
ciph\_out\_old = ciph\_out,old)/4,4);
for i = 1:length(ciph\_out\_old)/4,4);
end
ciph\_out(floor((i-1)/4)+1,mod(i-1,4)+1) = ciph\_out\_old(i);
end
ciph\_out

# $\textbf{C.2.}\,\texttt{Gentry\_HME\_MM.vhd}$



## C.3. APU.vhd

Author: Pieter Stobbe Date latest update:						
Behavioural and structural design of a simple APU This APU is hard wired for performing a cipher multiplication and addition						
The matrix an every time th received 8 by and then the a "clc" comma process. To perform th	The matrix and vector data are loaded continuously from the input register every time the circuit receives a read-ready signal (UART receiver has received 8 bytes of information) in the order: matrix in row major order, and then the vector. To ensure correct loading of the values, sending a "clc" command to the UART port is recommended as this resets the loading process. To perform the calculation, send a "calc" command to the UART port					
<pre>library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL; use IEEE.MATH_REAL.ALL; library Work; use Work.types_package.all;</pre>						
entity declar entity APU is	ion					
clk	in std logic:					
reset	in std_logic;					
input_reg	in std_logic_vector(UART_msg_len-1 downto 0);					
read_ready	in std_logic;					
calc	in std_logic;					
result_mat	out matrix_array(0 to FHE_CN-1, 0 to FHE_n);					
TXD_start );	out std_logic					

end APU; architecture Behavioral of APU is --component declaration----component CipherAdd\_core is port ( clk: in std\_logic; in std\_logic; calc: input\_matA: in matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n); input\_matB: in matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n); output\_mat: calc\_done: ); out matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n);
out std\_logic end component CipherAdd\_core; --signal declaration----constant cycle\_count : natural := integer(ceil(real(FHE\_CN)\*real(FHE\_CN)/real(UART\_msg\_len))); --amount of cycles needed to fill an array for errorvector generation constant final\_cycle : natural := FHE\_CN+FHE\_CN-(cycle\_count-1)\*UART\_msg\_len; constant mat\_count: natural := 2; signal input\_matA, input\_matB, output\_mat: matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n) := (others => (others => '0'))); signal i, new\_i: natural range 0 to cycle\_count-1; signal mat\_cntr, new\_mat\_cntr: natural range 0 to m signal calc\_done, switch\_input: std\_logic := '0'; signal load, new\_load: std\_logic := '1'; mat\_count-1; signal output\_pipe: std\_logic\_vector(L-1 downto 0); --function declaration--variable loop\_cnt: natural range 0 to UART\_msg\_len; begin output\_mat := input\_mat; if i = cycle\_count-1 then
 loop\_cnt := final\_cycle; else loop\_cnt := UART\_msg\_len; end if: for j in 0 to loop\_cnt-1 loop
sel\_i := (i\*UART\_msg\_lentj)/FHE\_CN;
sel\_j := (i\*UART\_msg\_lent)/FHE\_L - (FHE\_n+1)\*sel\_i;
sel\_k := (i\*UART\_msg\_lent)/ - ((i\*UART\_msg\_lent)/FHE\_L)\*FHE\_L;--(sel\_j\*FHE\_L+j+i\*UART\_msg\_len)-(((sel\_j\*FHE\_L+j+i\*UART\_msg\_len)/FHE\_L))\*FHE\_L; output\_mat(sel\_i, sel\_j)(sel\_k) := input\_reg(j); end loop; return output\_mat; end function; component wiring----begin CipherAdd\_core\_unit : CipherAdd\_core port map( clk => clk, calc => calc, input\_matA => input\_matA, input\_matB => input\_matB, output\_mat => output\_mat, calc\_done => calc\_done ): --State changes are registered on the clock tick sync: process(clk) begin if rising\_edge(clk) then
 load <= new\_load;
 i <= new\_l;
 mat\_cntr <= new\_mat\_cntr;
}</pre> end if; end process; --Register loading into buffer register\_read: process(i, read\_ready, reset, input\_reg, load, output\_pipe, mat\_cntr) begin begin if rising\_edge(read\_ready) then if load = '1' then if mat\_cntr = 0 then input\_matA <= reg2mat(input\_reg, input\_matA, i);</pre> else input\_matB <= reg2mat(input\_reg, input\_matB, i);</pre> end if; end if; end if; if reset = '1' then
 new\_i <= 0;</pre> new\_mat\_cntr <= 0;</pre> new\_load <= '1';</pre> else e
if read\_ready = '1' then
if i = cycle\_count-1 then
if mat\_cntr = mat\_count-1 then
new\_i <= i;
new\_mat\_cntr <= mat\_cntr;
new\_load <= '0';</pre>

else
<b>new_i</b> <= 0;
<pre>new_mat_cntr &lt;= mat_cntr + 1;</pre>
<pre>new_load &lt;= '1';</pre>
end if;
else
new_i <= i + 1;
<pre>new_mat_cntr &lt;= mat_cntr;</pre>
<pre>new_load &lt;= '1';</pre>
end if;
else
new_i <= i;
<pre>new_mat_cntr &lt;= mat_cntr;</pre>
<pre>new_load &lt;= load;</pre>
end if;
end if;
end process;
Matrix vector multiplication
calculation: process(clk, calc_done)
begin
if rising_edge(clk) then
result_mat <= output_mat;
end 11;
end process;
Condina and sized when sound is such
Senaing out signal when result is ready
IAD_Start <= calc_done;
end architecture Behavioral;

### C.4. counter.vhd

```
--Author: Pieter Stobbe
--Date latest update:
  --Behavioural design of a counter
--Every clock tick the counter counts, but only when the enable signal is high
 --When the enable signal is low, the count is retained.
--When the reset signal is high the count is reset
  --Both enable and reset signals are acted upon synchronously
 --When the counter reaches the maximum counter value, the output signal is set to high.

--Only when the reset signal is sent will the count be reset and the output signal set to low.

--If the user wishes for a clock that resets itself, see cyc_counter.

--Linking the output signal to the reset of this unit will likely cause unexpected behaviour

--and hence not advised (use cyc_counter).
 library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
 t(

clk : in std_logic;

enable : in std_logic;

reset : in std_logic;

output : out std_logic
  );
end counter;
  architecture Behavioral of counter is
  --signal declaration------
  type state_type is (s0, counting, finish);
signal state, new_state : state_type;
signal count, new_count : natural range 0 to max_count:= 0;
   --State changes are registered on the clock tick
 --Diave
begin
sync : process (clk)
begin
... (~ising_edge(clk
 begin
if (rising_edge(clk)) then
state <= new_state;
count <= new_count;
end if;
end process;</pre>
--state change logic
logic : process(clk, state, reset, count)
begin
case state is
when s0=>
if (reset = '1') then
new_state <= s0;
else
new_state <= counting;
end if;
                when counting =>
if (reset = '1') then
new_state <= s0;
elsif (count > max_count-2) and (reset = '0') then
new_state <= finish;
else
new_state <= sourting;</pre>
                 new_state <= counting;
end if;
                 when finish =>
if reset = '1' then
```

new state <= s0:
else
new state <= finish:
end if:
;
when others =>
<pre>new_state &lt;= finish;</pre>
end case;
end process;
Pohanian attributed to each state
Denuovour uttriouteu to euch state
begin
case state is
when en =>
new count <= 0:
$output \leq '0'$ :
when counting =>
if enable = '1' then
<pre>new_count &lt;= count + 1;</pre>
else
<pre>new_count &lt;= count;</pre>
end if;
output <= '0';
when finish =>
new_count <= 0;
output <= '1';
end case;
end process;
end Behavioral;

# $\textbf{C.5.} \texttt{cyc\_counter.vhd}$

Author: Pieter Stobbe		
Date latest update:		
Behavioural design of a cyc_counter		
Every clock tick the counter counts, but only when the enable signal is high		
When the maximum count has been reached, the count is reset the next clock tick.		
When the enable signal is low, the count is retained.		
-When the reset signal is high the count is reset		
men one receip boging to high one count to receip		
Both enable and reset signals are acted upon supchronously		
Don chaote and receipting are accessed upon cynemonolaeog		
library IEEF.		
use IEFF std logic 1164 all.		
vao Inferenza et alla		
use IEEE.Humerit_std.all,		
antitu deglemetica		
entry acturation		
entity cyc_counter is		
generic(system_speed, max_count : integer);		
port(		
clk : in std_logic;		
enable : in std_logic;		
reset : in std_logic;		
output : out std_logic := '0'		
);		
end cvc counter:		
architecture Behavioral of cvc counter is		
sional declaration		
type state type is (s0, counting):		
type state_type is (s0, counting);		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count new_count : network : net</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : matural range 0 to max_count:= 0; State changes are registered on the clock tick</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick borin</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk)</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1';</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0';</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then if (rising_edge(clk)) then if tate &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end f; end f; end f;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then if (rising_edge(clk)) then istate &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end process;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '1'; else and if; end process; State change logic</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end if; State change logic logic : process(clk, state, reset, count)</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '1'; else output &lt;= '0'; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '1'; else output &lt;= '0'; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when sd0=&gt;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '0'; else output &lt;= '0'; end if; end if; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end if; end if; end if; count cloces; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new state &lt;= s0;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end if; end if; end frices; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end if; end if; end if; logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else process; else</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '1'; else output &lt;= '1'; else output &lt;= '0'; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0~&gt; if (reset = '1') then new_state &lt;= s0; else mew_state &lt;= counting; end if;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= counting; end if;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '1'; else output &lt;= '1'; end if; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= counting; end if;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;- new_state; count &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '0'; end if; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= counting; end if; when counting =&gt; if (reset = '1') then</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin sync : process (clk) begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '1'; else output &lt;= '0'; end if; end j; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= counting; when counting =&gt; if (reset = '1') then</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '0'; end ff; end ff; end ff; end ff; end ff; end ff; logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= counting; end if; when counting =&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= s0; e</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end if; end if; end if; end if; case state is when s0=&gt; if (reset = '1') then new_state &lt;= counting; end if; when counting =&gt; if (reset = '1') then new_state &lt;= s0; else elsif (count &gt; max_count-2) and (reset = '0') then</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '0'; end if; end if; end if; end if; end if; end frices; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= counting; end if; when counting =&gt; if (reset = '1') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0; elsi (count &gt; max_count-2) and (reset = '0') then new_state &lt;= s0;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= s0; else ise else</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_count; if new_count = max_count and enable = '1' then output &lt;= '1'; else output &lt;= '0'; end if; end if; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = 1') then new_state &lt;= s0; else new_state &lt;= counting; end if; when counting =&gt; if (reset = 1') then new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= count-2) and (reset = '0') then new_state &lt;= s0; else new_state &lt;= counting;</pre>		
<pre>type state_type is (s0, counting); signal state, new_state : state_type; signal count, new_count : natural range 0 to max_count:= 0; State changes are registered on the clock tick begin if (rising_edge(clk)) then state &lt;= new_state; count &lt;= new_state = '1' then output &lt;= '0'; end if; end if; end if; end if; end if; end process; State change logic logic : process(clk, state, reset, count) begin case state is when s0=&gt; if (reset = '1') then new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= s0; else new_state &lt;= counting; end if; end if; end if; end if; end if; end if; else new_state &lt;= counting; end if; end end end end end end end end end end</pre>		

```
when others =>
    new_state <= s0;
end case;
end process;
--Behaviour attributed to each state
operation : process(state, count, enable)
    begin
    case state is
        when s0 =>
        new_count <= 0;
        when counting =>
        if enable = '1' then
            new_count <= count + 1;
        else
            new_count <= count;
        end if;
end case;
end process;
end Behavioral;
```

#### C.6. instruction\_launcher.vhd

```
--Author: Pieter Stobbe
--Date latest update:
 --Behavioural and structural design of a circuit that receives reads the input register
--and checks if a command has been received, then performs the instruction pertaining
--to the given command.
--This design utilises a cyc_counter unit, debounce_comparator and pulse_to_switch unit.
 --Whenever a command has been received, the circuit switches from the default idle state
--to the busy state. When in the busy state, the counter is enabled. Whenever the counter
--reaches its maximum count is reset and the circuit switches to the idle state. For
--the duration of the busy state, no new command can be received.
 library IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
 --entity declaration------
entity instruction_handler is
generic(system_speed, baud_ticks: integer);
 port(
        t(

clk : in std_logic;

input_reg : in std_logic_vector(63 downto 0);

ready : out std_logic;
 --instruction switches:
        switch : out std_logic;
clear : out std_logic;
calc : out std_logic
mode : out std_logi
calc : c
calc : c
-- mode :
);
end instruction_handler;
                                                    out std_logic
 architecture Behavioral of instruction_handler is
 -signal declaration-

type state_type is (idle, busy);

signal state, new_state : state_type;

signal switch_command, enable, reset, command_done, calc_command: std_logic := '0'; --mode_command
 constant zeros5b: std_logic_vector(39 downto 0) := (others => '0');
constant zeros4b: std_logic_vector(31 downto 0) := (others => '0');
  --component declaration--
 component pulse_to_switch is
 port(
               clk: in std_logic;
pulse_in: in std_logic;
output: out std_logic
         );
 end component pulse_to_switch;
component cyc_counter is
generic(system_speed, max_count : integer);
port(
    clk : in std_logic;
    enable : in std_logic;
    reset : in std_logic;
    output : out std_logic
);
         ):
 end component cyc_counter;
 component debounce_comparator is
 port(
              clk : in std_logic;
db_in : in std_logic;
pulse_out : out std_logic
        ):
 end component;
begin
--component wiring----
pulse_to_switch_unit_cmd_state: pulse_to_switch
port map(clk=>clk, pulse_in=>switch_command, output=>switch);
reset <= not enable;
ready <= command_done;</pre>
 --pulse_to_switch_unit_mode_state: pulse_to_switch
--port map(clk=>clk, pulse_in=>mode_command, output=>mode);
```

```
counter_unit: cyc_counter
generic map(system_speed=>system_speed, max_count=>90*baud_ticks)
port map(clk=>clk, enable=>enable, reset=>reset, output=>command_
                                                                                           nd done):
debounce_comparator_unit : debounce_comparator
port map(clk=>clk, db_in=>calc_command, pulse_out=>calc);
--State changes are registered on the clock tick sync: process(clk) begin
     if rising_edge(clk) then
      state <= new_state;
end if;
end process;
--Behaviour attributed to each state
state_logic: process(state, input_reg, command_done)
begin
     case state is
           when idle =>
                     de =>
    input_reg = zeros5b & "01110000" & "01101100" & "0110010" --flp
    or input_reg = zeros5b & "01110000" & "0110101" & "01100011" --cmp
    or input_reg = zeros5b & "01100011" & "0110100" & "01100011" --clc
    or input_reg = zeros4b & "01100111" & "01101100" & "01100011" --calc
    or input_reg = zeros4b & "01100101" & "01100100" & "01101111" & "01101101" --mo

                 if
                         or v.,
then
                      new_state <= busy;</pre>
                else
                 new_state <= idle;
end if;
           when busy =>
                if command_done = '1' then
    new_state <= idle;</pre>
                else
                       new_state <= busy;</pre>
                end if;
end case;
end process;
 --State change logic
operation: process(state)
begin
      case state is
           when idle =>
enable <= '0';
          when busy =>
    enable <= '1';</pre>
      end case;
end process;
 --Behaviour attributed to each state
command_operation: process(input_reg, switch_command)
switch_command <= '0';
end if;
     else
           clear <= '0';
     end if:
     if input_reg = zeros4b & "01100011" & "01101100" & "01100001" & "01100011" then --calc
    calc_command <= '1';
else
    calc_command <= '0';
end if;
       if input_reg = zeros4b & "01100101" & "01100100" & "01101111" & "01101101" then --mode
mode_command <= '1';
       else
                mode_command <= '0';
         end if;
end process;
end architecture Behavioral:
```

## C.7. main.vhd

TXD : out std\_logic; MV\_switch : in std\_logic; button : in std\_logic; calc\_button : in std\_logic; : out std\_logic; : out std\_logic; : out std\_logic; green blue red: out std\_logic switch\_led ): end main: architecture Structural of main is component declaration----component UART\_receiver is generic(system\_speed, baud\_ticks: integer); port( t( clk : in std\_logic; RXD : in std\_logic; clear : in std\_logic; finished : out std\_logic; output\_reg : out std\_logic\_vector(UART\_msg\_len-1 downto 0) ); end component UART\_receiver; component UART\_cipher\_transmitter is
generic(system\_speed, baud\_ticks: integer);
port( component button\_switch is generic(system\_speed, db\_interval: integer); port( clk: in std\_logic; button: in std\_logic; output: out std\_logic end component button\_switch; component debounce\_comparator is component use\_\_\_\_
port(
 clk : in std\_logic;
 db\_in : in std\_logic;
 pulse\_out : out std\_logic
). end component; component instruction\_handler is generic(system\_speed, baud\_ticks: integer); port( :( ` clk : in std\_logic; input\_reg : in std\_logic\_vector(UART\_msg\_len-1 downto 0); ready : out std\_logic; ready --instruction switches: switch : out std\_logic; clear : out std\_logic; calc : out std\_logic ); end component instruction\_handler; component APU is port( clk t( : in std\_logic; reset : in std\_logic; input\_reg : in std\_logic; read\_ready : in std\_logic; calc : in std\_logic; result\_mat : out matrix\_array(0 to FHE\_CN-1, 0 to FHE\_n);
TXD\_start : out std\_logic
 debug : out std\_logic ); end component APU; signal APU\_calc, calc, MV\_mode, command\_clear, dummy\_ready, clear, calc\_done, result\_start: std\_logic; signal UART\_finish\_flag, calc\_UART\_out: std\_logic; signal UART\_start: std\_logic; begin instruction\_handler\_unit : instruction\_handler generic map(system\_speed=>system\_speed, baud\_ticks=>baud\_ticks) port map(clk=>clk, input\_reg=>receive\_reg, ready=>dummy\_ready, switch=>switch\_out, clear=>clear, calc=>calc); APU\_unit port map(clk=>clk, reset=>clear, input\_reg=>receive\_reg, read\_ready=>receive\_flag, calc=>APU\_calc, result\_mat=>calculation\_result\_mat, TXD\_start=>calc\_done);--, debig=>debug);

<pre>UART_calc_result_unit : UART_cipher_transmitter generic map(system_speed =&gt; system_speed, baud_ticks =&gt; baud_ticks) port map(clk=&gt;clk, input_mat=&gt;calculation_result_mat, start=&gt;UART_start, txd=&gt;calc_UART_out, finished=&gt;UART_finish_flag);</pre>	
LD_wiring- red <= calc;	
blue <= clear;	
green <= receive_flag;	
<pre>switch_led &lt;= switch_out;</pre>	
<pre>TXD &lt;= calc_UART_out;</pre>	
UART_start <= calc_done or button;	
APU_calc <= calc or calc_button;	
end Structural;	

# C.8. MatVect\_types.vhd

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.NUMERIC_STD.ALL;
package types_package is
<i>Vector and matrix definitions</i>
<pre>constant zeros_vect: intvect := (others =&gt; (others =&gt; '0')); constant zeros_mat: intmat := (others =&gt; (others =&gt; (others =&gt; '0'))); constant UART_msg_len : natural := 64;</pre>
FHE parameters
<pre>constant FHE_m: natural := 3; constant FHE_L: natural := 3; constant FHE_L: natural := 32;80;</pre>
<pre>constant FHE_CN: natural := (FHE_n+1)*FHE_L;</pre>
<pre>constant FHE_Qm: natural := 16; constant FHE_Qn: natural := 32;</pre>
type vector_array is array (natural range ⇔) of signed(FHE_L-1 downto 0); type matrix_array is array (natural range ⇔, natural range ⇔) of signed(FHE_L-1 downto 0);
type vector_array_e is array (natural range <>) of signed(FHE_L-1 downto 0); type matrix_array_e is array (natural range <>, natural range <>) of signed(FHE_L-1 downto 0);
type vector_bit_array is array (natural range ⇔) of std_logic; type matrix_bit_array is array (natural range ⇔, natural range ⇔) of std_logic;
end package;
package body
end package body;

# $C.9.\, \texttt{pulse\_to\_switch.vhd}$



```
state <= new_state;
prev_pulse <= pulse_in;
end if;
end process;
logic: process(clk, state, prev_pulse, pulse_in)
begin
case state is
           when high =>
if pulse_in = '1' and prev_pulse = pulse_in then
    new_state <= low;</pre>
           else
          new_state <= high;
end if;
          when low =>
if pulse_in = '1' and prev_pulse = not pulse_in then
    new_state <= high;
else</pre>
          new_state <= low;
end if;
           when others => new_state <= low;
      end case;
end process;
operation: process(clk, state)
begin
case state is
           when high =>
output <= '1';</pre>
           when low =>
           output <= '0';</pre>
           when others =>
output <= '0';</pre>
      end case;
end process;
end Behavioural;
```

# C.10. UART\_cipher\_transmit.vhd

```
--Author: Pieter Stobbe
--Date latest update:
 --Behavioural and structural design of a circuit to send a UART signal.
--This design utilises two cyc_counter units.
--This circuit sends 8 bytes of data via UART when given a start signal.
--The circuit has two states, idle and sending. When given a start signal, the circuit
--starts sending out a UART signal containing the byles supplied to the input register.
--When in the sending state, the baud counter and transmission counter are activated.
--The baud counter switches to high after one symbol duration (1/baud rate) and the
--transmission counter switches the done signal to high, prompting the circuit to
--switch to the idle state.
library IEEE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMMERIC_STD.ALL;
use IEEE.MATH_REAL.ALL;
library Work;
use Work.types_package.all;
  --entity declaration-----
 entity UART_cipher_transmitter is
generic(system_speed, baud_ticks: integer);
 port(
              clk : in std_logic;
input_mat : in matrix_array(0 to FHE_CN-1, 0 to FHE_n);
start : in std_logic;
TXD : out std_logic := '1';
finished : out std_logic := '1'
end UART_cipher_transmitter;
 architecture Behavioral of UART_cipher_transmitter is
 signal baudrate_clock, reset, enable: std_logic := '0';
signal done, new_done: std_logic := '1';
signal done_db: std_logic := '0';
 signal bit_counter, new_bit_counter: natural range 0 to bit_total-1:= bit_total-1;
type state_type is (idle, sending);
signal state, new_state : state_type;
 --function declaration-----
function shift_register_fun(input_mat: matrix_array(0 to FHE_CN-1, 0 to FHE_n); bit_counter: natural) return std_logic is
   variable st_dv, st_md, cnt, sel_i, sel_j, sel_k: natural;
   variable TXD_output: std_logic;
 begin
       in
st_dv := bit_counter/(UART_msg_len+2);
st_md := bit_counter - st_dv*(UART_msg_len+2);
if st_md = 0 then
TXD_output := '0';
elsif st_md = UART_msg_len+1 then
TXD_output := '1';
```

else cnt := bit\_counter - 2\*st\_dv - 1; sel\_i := cnt/FHE\_CN; sel\_k := cnt/FHE\_L - sel\_i\*(FHE\_n+i); sel\_k := cnt - sel\_i\*FHE\_CN - sel\_j\*FHE\_L; if sel\_i < FHE\_CN then TXD\_output := input\_mat(sel\_i, sel\_j)(sel\_k); else TXD\_output := '0'; end if; ed if; end if; return TXD\_output; end shift\_register\_fun; --component declaration----component cyc\_counter is
generic(system\_speed, max\_count : integer); generic@jece\_jeces; mac\_loan: / , clk : in std\_logic; enable : in std\_logic; reset : in std\_logic; output : out std\_logic ); end component cyc\_counter; component debounce\_comparator is
generic(init : std\_logic := '0'); port( clk: in std\_logic; db\_in: in std\_logic; pulse\_out: out std\_logic ); end component debounce\_comparator; begin component wiring------ component utring baud\_clock: cyc\_counter generic map(system\_speed => system\_speed, max\_count=> baud\_ticks-1) port map( ap( clk => clk, enable => enable, reset => reset, output => baudrate\_clock ); debounce\_comparator\_unit: debounce\_comparator
generic map(init => '1')
port map( clk=>clk, uD\_in=>done,
pulse\_out=>done\_db
); finished <= not enable;</pre> --state behavior sync: process(clk)
begin begin
 if rising\_edge(clk) then
 state <= new\_state;
 end if;
end process;</pre> state\_logic: process(clk, state, start, done\_db, baudrate\_clock) begin case state is e state is when idle => if start = '1' then new\_state <= sending; else new\_state <= idle; end if; when sending =>
 if done\_db = '1' then
 new\_state <= idle;
 else</pre> new\_state <= sending; end if; when others => new\_state <= idle;</pre> end case; end process; operation: process(clk, state, bit\_counter, input\_mat)
begin case state is when idle =>
 enable <= '0';
 reset <= '1';
 TXD <= '1';</pre> when sending =>
 enable <= '1';
 reset <= '0';
 TXD <= shift\_register\_fun(input\_mat, bit\_counter);</pre> when others=>
 enable <= '0';
 reset <= '1';
 TXD <= '1';</pre> end case; end process; -output generation----bit\_send\_sync: process(clk, done, baudrate\_clock, new\_bit\_counter) begin if rising\_edge(clk) then if baudrate\_clock = '1' or new\_bit\_counter = 0 then bit\_counter <= new\_bit\_counter;</pre>

```
done <= new_done;
end if;
end if;
end process;
bit_send_logic: process(clk, bit_counter, start)
begin
if start = '1' then
new_bit_counter <= 0;
new_done <= '0';
else
if bit_counter = bit_total-1 then
new_bit_counter <= bit_counter;
new_done <= '1';
else
new_bit_counter <= bit_counter + 1;
new_done <= '0';
end if;
end if;
end process;
end Behavioral;
```

# C.11. UART\_receiver.vhd

Author: Pieter Stobbe	
pute suitest aparte.	
Behavioural and structural design of a circuit to receive a UART signal.	
This design utilises one counter unit, three cyc_counter units and a debounce unit.	
This circuit detects an incoming UART signal and polls the signal state at the	
mapornes of each ort (s] a of starts at $t = 0$ s and has a auration of $t = 1s$ then the defate of the incommine hit is realled at $t = 0$ for	
then the state of the incomming out is point at t - 0.55.	
When there is no incomming signal (i.e. UART signal is high), the circuit is in	
the idle state. In this state, the input is connected to a debounce unit. When the	
input signal switches to low for half a symbol duration (1/baud-rate) an incomming	
UART signal is detected and so the circuit switches to the hold state.	
When in the hold state, the hold and reset counters are turned on. The reset counter	
- ensures the input outper is flushed after the time reduced to send a message of 8 bytes.	
In case a communa of less that o dyles is received, the reset counter ensures that	
discription). The hold counter serves as a clock to introduce half a symbol duration of	
off-set. When the hold counter is done, the circuit switches to the receiving state,	
where the baud clock and transmision clock are turned on and input is polled everytime	
the baud clock is high. The transmission clock resets the state to the idle state when	
a byte of information has been received.	
The mean aunter is a member shat has to be mean enternal. This results	
-interesses counteer as a regular counter that has to be ressel estermaty, this prevents	
-input buffer is filled and a new transmission starts immediatly after flushing the input huffer.	
Example of concatination issue:	
Take a command "clac". The FPGA expects "calc" and so the command "clac" is stored, but	
is not registered as a command. If the command correct command "calc" is sent next, the	
buffer now stores "clacale", which is also wrong. The most courter fluctue the buffer which means that conding "clac" and then "cale"	
the reset counter jousnes the oujjer, which means that senarny club and then cate, the command is received without issue.	
library IEEE;	
use IEEE, STD_LUGIC_1164.ALL;	
use IDEL.RUNEATU_SUD.RLL,	
entity declaration	
entity UART_receiver is	
generic(system_speed, baud_ticks: integer);	
port(	
CIK : In sta_log1c;	
clear in std logic.	
finished : outstd_logic;	
<pre>output_reg : out std_logic_vector(63 downto 0) := (others =&gt; '0')</pre>	
);	
end UART_receiver;	
architecture Behavioral of UART_receiver is	
-signal declaration	
constant transmission_length: integer := 63;	
constant zeros: std_logic_vector(transmission_length downto 0) := (others => '0');	
signal baudrate_clock, reset, enable, done: std_logic := '0';	
signal hold_enable, hold_reset, hold_done: std_logic := '0';	
signal up_nku, not_nku. std_logic := 0, signal up_nku = 10;	
signal shift_register : std_logic_vector(transmission_length downto 0) := (others => '0');	
signal bit_counter, new_bit_counter: natural range 0 to transmission_length:= 0;	
type state type is (idle, hold, receiving):	
signal state, new_state : state_type;	
- componente ueccurateon-	
generic(system_speed, max_count : integer);	
port(	
CIK : ln std_loglc; enable : in std_logic:	
reset : in std_logic;	
output : out std_logic	
);	
end component cyc_counter;	

component counter is
generic(system\_speed, max\_count : integer); port( port(
 clk : in std\_logic;
 enable : in std\_logic;
 reset : in std\_logic;
 output : out std\_logic
 );
end component counter; component debounce is generic(db\_interval, system\_speed: integer); port( clk: in std\_logic; button: in std\_logic; output: out std\_logic ); end component debounce; begin baud\_clock: cyc\_counter generic map(system\_speed => system\_speed, max\_count=> baud\_ticks-1) port map( clk => clk, enable => enable, reset => reset, output => baudrate\_clock ); transmision\_clock: cyc\_counter generic map(system\_speed => system\_speed, max\_count=> 8\*baud\_ticks - 1) port map( clk => clk, enable => enable, reset => reset, output => done ); reset\_clock: counter squarer: ounter generic map(system\_speed => system\_speed, max\_count=> (10\*8 + 1)\*baud\_ticks) port map( clk => clk, enable => bus\_enable, reset => not\_bus\_enable, output => bus\_done ); phase\_offset\_clock: cyc\_counter generic map(system\_speed => system\_speed, max\_count=> baud\_ticks - 2) --4 clock ticks less, as it takes 3 clock ticks for the state machine to start receiving port map( debounce\_unit: debounce generic map(baud\_ticks/2-4, system\_speed) port map(clk=>clk, button=>not\_RXD, output=>db\_RXD); finished <= bus\_done;</pre> reset <= not enable; hold\_reset <= not hold\_enable; not\_bus\_enable <= not bus\_enable;</pre> --State changes are registered on the clock tick sync: process(clk) begin if rising\_edge(clk) then state <= new\_state; end if; end process; --State change logic state\_logic: process(clk, state, done, bus\_done, hold\_done, db\_RXD) begin case state is when idle : when hold => if hold\_done = '1' then
 new\_state <= receiving;</pre> else new\_state <= hold; end if; when receiving =>
 if done = '1' then
 new\_state <= idle;
 else</pre> new\_state <= receiving;
end if;</pre> when others => new\_state <= idle; end case; end process; --Behaviour attributed to each state operation: process(clk, state, RXD) operation begin case state is when idle => enable <= '0';</pre>

# Bibliography

- Josh Benaloh. Verifiable Secret-Ballot Elections. PhD thesis, Yale University, September 1987. URL https://www.microsoft.com/en-us/research/publication/verifiable-secret-ballot-elections/. Accessed: 02/01/2021.
- [2] Dan Boneh, Antoine Joux, and Phong Q. Nguyen. Why textbook elgamal and rsa encryption are insecure. In *Advances in Cryptology — ASIACRYPT 2000*, pages 30–43, Berlin, Heidelberg, 2000. Springer Berlin Heidelberg. ISBN 978-3-540-44448-0.
- [3] Fabrice Boudot, Pierrick Gaudry, Aurore Guillevic, Nadia Heninger, Emmanuel Thomé, and Paul Zimmermann. Comparing the difficulty of factorization and discrete logarithm: A 240-digit experiment. *Advances in Cryptology – CRYPTO 2020*, page 62–91, 2020. doi: 10.1007/978-3-030-56880-1\_3.
- [4] G. E. P. Box and Mervin E. Muller. A Note on the Generation of Random Normal Deviates. *The Annals of Mathematical Statistics*, 29(2):610 611, 1958. doi: 10.1214/aoms/1177706645. URL https://doi.org/10.1214/aoms/1177706645.
- [5] Zvika Brakerski and Vinod Vaikuntanathan. Fully homomorphic encryption from ring-lwe and security for key dependent messages. In Phillip Rogaway, editor, *Advances in Cryptology – CRYPTO 2011*, pages 505–524, Berlin, Heidelberg, 2011. Springer Berlin Heidelberg. ISBN 978-3-642-22792-9.
- [6] Mark Cannon. Discrete systems, 2014. http://www.researchgate.net/file.PostFileLoader. html?id=553cb110ef97137f6d8b45fe&key=4cabe738-7427-452b-a353-56d6c2397624& assetKey=.
- [7] Mariano Perez Chaher, Bayu Jayawardhana, and Junsoo Kim. Homomorphic Encryption-Enabled Distance-Based Distributed Formation Control with Distance Mismatch Estimators. In *60th IEEE Con-ference on Decision and Control*, pages 4915–4922, 2021. ISBN 9781665436588.
- [8] Adrian Chen. Google engineer allegedly fired for accessing private user information to stalk teens, Sep 2010. URL https://www.businessinsider.com/ google-engineer-stalked-teens-spied-on-chats-2010-9?international=true. Accessed: 11/11/2020.
- [9] J.H. Cheon, K. Han, S.-M. Hong, H.J. Kim, J. Kim, S. Kim, H. Seo, H. Shim, and Y. Song. Toward a secure drone system: Flying with real-time homomorphic authenticated encryption. *IEEE Access*, 6:24325– 24339, 2018. doi: 10.1109/ACCESS.2018.2819189.
- [10] Jung Hee Cheon and Damien Stehlé. Fully homomophic encryption over the integers revisited. In Elisabeth Oswald and Marc Fischlin, editors, *Advances in Cryptology – EUROCRYPT 2015*, pages 513–536, Berlin, Heidelberg, 2015. Springer Berlin Heidelberg. ISBN 978-3-662-46800-5.
- [11] Jung Hee Cheon, Andrey Kim, Miran Kim, and Yongsoo Song. Homomorphic encryption for arithmetic of approximate numbers. *Advances in Cryptology – ASIACRYPT 2017*, page 409–437, 2017. doi: 10.1007/ 978-3-319-70694-8\_15.
- [12] Adrian Cho and Lucy Hicks. Ibm promises 1000-qubit quantum computer-a milestone-by 2023, Sep 2020. URL https://web.archive.org/web/20201203065646/https://www.sciencemag. org/news/2020/09/ibm-promises-1000-qubit-quantum-computer-milestone-2023. Accessed: 24/11/2020.
- [13] Thomas W. Cusick and Pantelimon Stănică. *Cryptographic Boolean functions and applications*. Elsevier/Academic Press, 2017.

- [14] Joe Danson and Ravindra Mittal. Oil and gas pipelines, 2022. https://www.globaldata.com/ wp-content/uploads/2018/11/Oil-Gas-Brochure.pdf.
- [15] Liesbeth De Mol. Turing machines, Sep 2018. URL https://plato.stanford.edu/entries/ turing-machine/. Accessed: 01/02/2021.
- [16] Christian de Schryver, Daniel Schmidt, Norbert Wehn, Elke Korn, Henning Marxen, and Ralf Korn. A new hardware efficient inversion based random number generator for non-uniform distributions. In 2010 International Conference on Reconfigurable Computing and FPGAs, pages 190–195, 2010. doi: 10. 1109/ReConFig.2010.20.
- [17] Christian de Schryver, Daniel Schmidt, Norbert Wehn, Elke Korn, Henning Marxen, Anton Kostiuk, and Ralf Korn. A hardware efficient random number generator for nonuniform distributions with arbitrary precision. *International Journal of Reconfigurable Computing*, 2012:1–11, 2012. doi: 10.1155/2012/ 675130.
- [18] Whitfield Diffie and M Martin E. Hellman. New directions in cryptography. *IEEE Transactions on information theory*, November 1976.
- [19] Thomas W. Edgar and David O. Manz. Research Methods for Cyber Security. Syngress Publishing, 1st edition, 2017. ISBN 0128053496.
- [20] Taher ElGamal. A public key cryptosystem and a signature scheme based on discrete logarithms. In George Robert Blakley and David Chaum, editors, *Advances in Cryptology*, pages 10–18, Berlin, Heidelberg, 1985. Springer Berlin Heidelberg. ISBN 978-3-540-39568-3.
- [21] Craig Gentry. A fully homomorphic encryption scheme. PhD thesis, Stanford University, 2009.
- [22] Craig Gentry, Amit Sahai, and Brent Waters. Homomorphic encryption from learning with errors: Conceptually-simpler, asymptotically-faster, attribute-based. *Advances in Cryptology – CRYPTO 2013 Lecture Notes in Computer Science*, page 75–92, 2013. doi: 10.1007/978-3-642-40041-4\_5.
- [23] Craig Gidney and Martin Ekerå. How to factor 2048 bit rsa integers in 8 hours using 20 million noisy qubits, 2019.
- [24] Peter Holslin. Fastest internet providers 2022, December 2021. https://www.highspeedinternet. com/resources/fastest-internet-providers#:~:text=Fiber%20is%20currently%20the% 20fastest,and%20reliable%20over%20long%20distances.
- [25] Junsoo Kim, Chanhwa Lee, Hyungbo Shim, Jung Hee Cheon, Andrey Kim, Miran Kim, and Yongsoo Song. Encrypting controller using fully homomorphic encryption for security of cyber-physical systems. *IFAC-PapersOnLine*, 49(22):175–180, 2016. ISSN 2405-8963. doi: 10.1016/j.ifacol.2016.10.392. 6th IFAC Workshop on Distributed Estimation and Control in Networked Systems NECSYS 2016.
- [26] Junsoo Kim, Hyungbo Shim, and Kyoohyung Han. Dynamic controller that operates over homomorphically encrypted data for infinite time horizon, 2019.
- [27] Junsoo Kim, Hyungbo Shim, Henrik Sandberg, and Karl H Johansson. Method for Running Dynamic Systems over Encrypted Data for Infinite Time Horizon without Bootstrapping and Re-encryption. In 60th IEEE Conference on Decision and Control, pages 5614–5619, 2021. ISBN 9781665436588.
- [28] Kiminao Kogiso and Takahiro Fujita. Cyber-security enhancement of networked control systems using homomorphic encryption. In *Conference on Decision and Control*, 12 2015. doi: 10.1109/CDC.2015. 7403296.
- [29] Jim Ledin. Modern computer architecture and organization: Learn x86, ARM, and RISC-V architectures and the design of smartphones, pcs, and cloud servers. Packt Publishing, 2022.
- [30] George Marsaglia and Wai Wan Tsang. A fast, easily implemented method for sampling from decreasing or symmetric unimodal density functions. *SIAM Journal on Scientific and Statistical Computing*, 5(2): 349–359, 1984. doi: 10.1137/0905026. URL https://doi.org/10.1137/0905026.

- [31] Christopher D. McFarland. A modified ziggurat algorithm for generating exponentially- and normallydistributed pseudorandom numbers. *CoRR*, abs/1403.6870, 2014. URL http://arxiv.org/abs/1403. 6870.
- [32] Daniele Micciancio and Chris Peikert. Trapdoors for lattices: Simpler, tighter, faster, smaller. Cryptology ePrint Archive, Report 2011/501, 2011. https://ia.cr/2011/501.
- [33] Nebojša Milenković, Vladimir Stankovic, and Miljana Milić. Modular design of fast leading zeros counting circuit. *Journal of Electrical Engineering*, 66:329–333, 11 2015. doi: 10.2478/jee-2015-0054.
- [34] Subin Moon and Younho Lee. An efficient encrypted floating-point representation using heaan and tfhe. *Security and Communication Networks*, 2020:1–18, 03 2020. doi: 10.1155/2020/1250295.
- [35] C. Murguia, F. Farokhi, and I. Shames. Secure and private implementation of dynamic controllers using semihomomorphic encryption. *IEEE Transactions on Automatic Control*, 65(9):3950–3957, 2020. doi: 10.1109/TAC.2020.2992445.
- [36] NSA, 2009. URL https://web.archive.org/web/20090207005135/http://www.nsa.gov/ia/ programs/suiteb\_cryptography/index.shtml. Accessed: 01/09/2020.
- [37] NSA, 2015. URL https://apps.nsa.gov/iaarchive/programs/iad-initiatives/cnsa-suite. cfm. Accessed: 01/09/2020.
- [38] Pascal Paillier. Public-key cryptosystems based on composite degree residuosity classes. *Advances in Cryptology-EUROCRYPT*'99, page 223–238, 1999.
- [39] Roger A. Prichard. History of encryption. Technical report, Global Information Assurance Certification Paper, January 2002. Accessed: 10/08/2020.
- [40] Oded Regev. On lattices, learning with errors, random linear codes, and cryptography. *Journal of the ACM*, May 2009. Accessed: 10/08/2020.
- [41] R. L. Rivest, A. Shamir, and L. Adleman. A method for obtaining digital signatures and public-key cryptosystems. *Communications of the ACM*, 21(2):120–126, 1978. doi: 10.1145/359340.359342. Accessed: 05/11/2020.
- [42] Ben Rossi. How common is insider misuse?, May 2018. URL https://www.information-age.com/ common-insider-misuse-123462235/. Accessed: 01/09/2020.
- [43] P. W. Shor. Algorithms for quantum computation: discrete logarithms and factoring. In *Proceedings 35th Annual Symposium on Foundations of Computer Science*, pages 124–134, 1994. doi: 10.1109/SFCS.1994. 365700. Accessed: 15/12/2020.
- [44] Åström Karl J. and Wittenmark Björn. Computer Controlled Systems. Prentice-Hall, 1984.
- [45] Åström Karl J. and Richard M. Murray. *Feedback systems: An introduction for scientists and Engineers*. Princeton University Press, 2021.
- [46] technical document. Efficient shift registers, lfsr counters, and long pseudorandom sequence generators. Technical report, Xilinx, Inc., San Jose, California, July 1996. https://www.xilinx.com/support/ documentation/application\_notes/xapp052.pdf.
- [47] technical document. Arria 10 device overview. Technical report, Intel Corporation, September 2013. https://www.intel.com/content/dam/support/us/en/programmable/support-resources/ bulk-container/pdfs/literature/hb/arria-10/arria-10-aib.pdf.
- [48] technical document. Intel converged security and management engine (intel csme). Technical report, Intel Corporation, November 2020. https://www.intel.com/content/dam/www/public/us/ en/security-advisory/documents/intel-csme-security-white-paper.pdf.
- [49] Julian Tran, Farhad Farokhi, Michael Cantoni, and Iman Shames. Implementing homomorphic encryption based secure feedback control. *Control Engineering Practice*, 97:104350, 2020. ISSN 0967-0661. doi: https://doi.org/10.1016/j.conengprac.2020.104350. URL http://www.sciencedirect. com/science/article/pii/S0967066120300319. Accessed: 25/08/2020.

- [50] William Turton and Kartikay Mehrotra. Hackers breached colonial pipeline using compromised password, June 2021. https://www.bloomberg.com/news/articles/2021-06-04/ hackers-breached-colonial-pipeline-using-compromised-password.
- [51] Vinod Vaikuntanathan. Advanced topics in cryptography: Lattices, September 2015.
- [52] Mark A. Will and Ryan K.L. Ko. Chapter 5 a guide to homomorphic encryption. In Ryan Ko and Kim-Kwang Raymond Choo, editors, *The Cloud Security Ecosystem*, pages 101 – 127. Syngress, Boston, 2015. ISBN 978-0-12-801595-7. doi: https://doi.org/10.1016/B978-0-12-801595-7.00005-7. URLhttp://www.sciencedirect.com/science/article/pii/B9780128015957000057. Accessed: 15/08/2020.
- [53] Mark A. Will and Ryan K.L. Ko. Chapter 5 a guide to homomorphic encryption. In Ryan Ko and Kim-Kwang Raymond Choo, editors, *The Cloud Security Ecosystem*, pages 101 – 127. Syngress, Boston, 2015. ISBN 978-0-12-801595-7. doi: https://doi.org/10.1016/B978-0-12-801595-7.00005-7. URLhttp://www.sciencedirect.com/science/article/pii/B9780128015957000057. Accessed: 10/08/2020.
- [54] Jeremy Wohlwend. Elliptic curve cryptographu: pre and post quantum. Technical report, MIT, 2016.
- [55] Damien Zammit. Intel x86s hide another cpu that can take over your machine (you can't audit it), Mar 2020. URL https://boingboing.net/2016/06/15/intel-x86-processors-ship-with.html.