

Position Measurement & Control Team

N. D. J. Barker T. Evers

16 June 2023

DELFT UNIVERSITY OF TECHNOLOGY

FACULTY OF ELECTRICAL ENGINEERING, MATHEMATICS AND COMPUTER SCIENCE

ELECTRICAL ENGINEERING PROGRAMME

# Abstract

Ultrasonic transducers are commonly used in a variety of medical, industrial, and consumer devices, converting electrical energy into high-frequency sound waves. These devices find extensive applications in fields such as medical imaging, non-destructive testing, distance measurement, and cleaning processes. However, these transducers suffer from a narrow operating frequency range caused by a steep frequency response curve with a prominent resonance peak. Existing passive compensation methods using filters are limited due to the individual characteristics of transducers and their susceptibility to process variations, making generic compensation filters impractical. Additionally, the frequency response of transducers changes over time, input power, and environmental conditions, further complicating compensation efforts.

The objective of this project is to overcome these challenges by creating an integrated solution that can provide an ultrasonic transducer system with a consistent frequency response despite external disturbances. The proposed system will incorporate non-linear dynamics characterization and compensation, which are currently lacking in integrated solutions. By accurately characterizing the transducer's non-linear behavior and compensating for it, the system will overcome the drawbacks associated with passive compensation.

The proposed integrated system holds promising implications for various applications, including medical imaging, material testing, and industrial processes. By mitigating the limitations associated with the narrow operating frequency range of ceramic piezoelectric transducers, this research project contributes to the advancement of ultrasonic technology and its broader impact on diverse industries.

# Preface

We are pleased to present this thesis, which focuses on the development of an integrated system for ultrasonic transducers with a flat frequency response. Throughout this project, we aimed to overcome the limitations associated with existing systems, particularly in dealing with non-linear effects and external disturbances.

We would like to express our gratitude to Warner Venstra for generously sponsoring this project and providing valuable mentorship throughout. Furthermore we are grateful to Arjan van Genderen for his guidance and assistance throughout the entire process. His expertise and support greatly contributed to the quality of this work. We would also like to thank both Anton Montagne and Michiel Pertijs for their critical insights and feedback, which encouraged us to refine our goals and improve the presentation of our work.

Finally we would like to acknowledge the assistance of Ioan Lager, the Bachelor Project coordinator, and Martin Schumacher from the Tellegen Hall for their support in coordinating the project and sourcing components respectively.

Nicolas Barker & Thomas Evers Delft, June 2023

# Contents

1	<b>Intro</b> 1.1 1.2 1.3	oduction2Problem Definition2State of the Art Analysis2Thesis Synopsis3
2	<b>Prog</b> 2.1 2.2	gram of Requirements       4         Functional Requirements       4         Non-Functional Requirements       4
3	<b>Proj</b> 3.1 3.2 3.3 3.4	ect Overview5Producing Ultrasound Waves5Measuring the Ultrasonic Transducer5Compensation for Linear Distortion53.3.1Feedback53.3.2Linear Feed-forward63.3.3Non-Linear Feed-Forward63.4Adaptive Feed-Forward63.4.1IIR Filter63.4.2FIR Filter73.4.3Frequency Domain Filter73.4.4Comparison73.4.5Non-Linear Feature Choice8
	3.5	3.4.6Feature Mapping Method93.4.7Size of Feature Vector9Division of Teams9
4	<b>Syst</b> 4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9	em Design11Division of Specifications114.1.1Ripple and Noise114.1.2Price12Top Level Design12ADC and DAC12ADC and DAC Clock Selection13ADC and DAC Communication13Model Communication13ADC Sample Memory and Communication14System Platform Selection15
5	<b>Posi</b> 5.1 5.2 5.3 5.4 5.5 5.6	tion Measurement16Interferometer Theory17Operating Point18Reflection Coefficient Estimation18Arcsine Approximation185.4.1Error Prediction18185.4.2Interferometry Simulation1914.35.4.3Selecting a Laser Wavelength $\lambda$ 5.4.4Simplifications2121USB Communication Format21ADC Noise Contribution21

6	Sign	al Generation	22
	6.1	UART Communication	23
	6.2	Feed Forward Filter	23
		6.2.1 Toplevel Design	24
		6.2.2 Design choices	24
		6.2.3 Feature Generation	25
		6.2.4 Estimated System Gain Generation	26
		6.2.5 Feed Forward Step	27
		6.2.6 Feed Forward Filter Sub-Component Integration	27
	6.3	Time Signal Generation	27
	6.4	Control Module	28
	6.5		28
	6.6	Signal Generation Integration	29
	0.0		_/
7	Prot	otype Implementation and Validation	30
	7.1	Simulation and Synthesis	30
	7.2	Testing and Validation	30
		7.2.1 Data Acquisition	30
		7.2.2 Complete System	30
8	Disc	ission	32
0	Con	Jusion	22
,	Con	1031011	55
A	open	dices	34
			54
	T		эт Эт
A	Inte	ferometry Theory Derivation	35
A	Inte A.1	ferometry Theory Derivation Derivation of $\theta_{HF}$	<b>35</b> 35
A	Inte A.1	ferometry Theory Derivation Derivation of $\theta_{HF}$	<b>35</b> 35 35 35
A	Inte A.1	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division	<b>35</b> 35 35 35 35
A	Inte A.1	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point	<b>35</b> 35 35 35 35 36
A	Inte A.1	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction	<b>35</b> 35 35 35 35 36 36
A	Inter A.1 A.2	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation	<b>35</b> 35 35 35 35 36 36 37
A	Inte A.1 A.2 Source	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation	<b>35</b> 35 35 35 36 36 37 <b>38</b>
AB	Inte A.1 A.2 Sour B 1	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Control Module [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38
A	Inte: A.1 A.2 Sour B.1 B 2	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         ce Code         Control Module [VHDL]	<b>35</b> 35 35 35 36 36 36 37 <b>38</b> 38 42
A	Inte: A.1 A.2 Sour B.1 B.2 B 3	ferometry Theory Derivation         Derivation of $\theta_{HF}$ .         A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]	<b>35</b> 35 35 35 35 36 36 37 <b>38</b> 38 42 44
B	Inte: A.1 A.2 Sour B.1 B.2 B.3 B.4	ferometry Theory Derivation         Derivation of $\theta_{HF}$ .         A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]	<b>35</b> 35 35 35 36 36 36 37 <b>38</b> 38 42 44
A B	Inte: A.1 A.2 Sour B.1 B.2 B.3 B.4 B.5	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]	<b>35</b> 35 35 35 36 36 36 37 <b>38</b> 38 42 44 46 48
B	Inte: A.1 A.2 Sour B.1 B.2 B.3 B.4 B.5 B.4	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38 42 44 46 48 50
B	Inte: A.1 A.2 Sour B.1 B.2 B.3 B.4 B.5 B.6 D.7	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         My Types Package [VHDL]	<b>35</b> 35 35 35 36 36 36 37 <b>38</b> 38 42 44 46 48 50
B	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         My Types Package [VHDL]         Phasor Calc Toplevel [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38 42 44 46 48 50 51
B	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 D.0	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Arcsine Approximation         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         My Types Package [VHDL]         Phasor Calc Toplevel [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38 42 44 46 48 50 51 53
B	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 B.9 D 10	ferometry Theory Derivation         Derivation of $\theta_{HF}$ A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Arcsine Approximation         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         My Types Package [VHDL]         Project Toplevel [VHDL]         System Phasor Calc [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38 42 44 46 48 50 51 53 56
B	Inte: A.1 A.2 Sour B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 B.9 B.10 D	ferometry Theory Derivation         Derivation of $\theta_{HF}$ .         A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         A.1.4 Signal Reproduction         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         My Types Package [VHDL]         Project Toplevel [VHDL]         System Phasor Calc [VHDL]         System Phasor Calc [VHDL]	<b>35</b> 35 35 36 36 36 37 <b>38</b> 42 44 46 48 50 51 53 56 58
B	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 B.9 B.10 B.11	ferometry Theory Derivation         Derivation of $\theta_{HF}$ .         A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         My Types Package [VHDL]         Phasor Calc Toplevel [VHDL]         System Phasor Calc [VHDL]         System Phasor Calc [VHDL]         UART Communication [VHDL]	<b>35</b> 35 35 36 36 36 37 <b>38</b> 38 42 44 46 48 50 51 53 56 58 60
A	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 B.9 B.10 B.11 B.12 D.11	ferometry Theory Derivation         Derivation of $\theta_{HF}$ .         A.1.1 Basic Interferometry         A.1.2 Low Frequency and High Frequency Division         A.1.3 Operating Point         A.1.4 Signal Reproduction         Arcsine Approximation         Arcsine Approximation         ce Code         Control Module [VHDL]         Control Phasor Generation [VHDL]         Feature Generation [VHDL]         Map Inputs DDS [VHDL]         Multiple Time Signal Generation [VHDL]         Phasor Calc Toplevel [VHDL]         Project Toplevel [VHDL]         System Phasor Calc [VHDL]         Time Signal Generation [VHDL]         UART Communication [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38 42 44 46 48 50 51 53 56 58 60 64
B	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 B.9 B.10 B.11 B.12 B.13	ferometry Theory DerivationDerivation of $\theta_{HF}$ A.1.1 Basic InterferometryA.1.2 Low Frequency and High Frequency DivisionA.1.3 Operating PointA.1.4 Signal ReproductionArcsine Approximationce CodeControl Module [VHDL]Control Phasor Generation [VHDL]Feature Generation [VHDL]Multiple Time Signal Generation [VHDL]My Types Package [VHDL]Phasor Calc Toplevel [VHDL]System Phasor Calc [VHDL]Time Signal Generation [VHDL]UART Communication [VHDL]UART Communication [VHDL]Vector Scalar Multiplier [VHDL]Vector Scalar Multiplier [VHDL]	<b>35</b> 35 35 35 36 36 36 37 <b>38</b> 38 42 44 46 48 50 51 53 56 58 60 64 66
B	Inte: A.1 A.2 Soun B.1 B.2 B.3 B.4 B.5 B.6 B.7 B.8 B.9 B.10 B.11 B.12 B.13 B.14	ferometry Theory DerivationDerivation of $\theta_{HF}$ A.1.1 Basic InterferometryA.1.2 Low Frequency and High Frequency DivisionA.1.3 Operating PointA.1.4 Signal ReproductionArcsine ApproximationArcsine ApproximationControl Module [VHDL]Control Phasor Generation [VHDL]Feature Generation [VHDL]Multiple Time Signal Generation [VHDL]My Types Package [VHDL]Project Toplevel [VHDL]System Phasor Calc [VHDL]Time Signal Generation [VHDL]UART Communication [VHDL]USB CommunicationVector Scalar Multiplier [VHDL]Vector Vector Scalar Multiplier [VHDL]	<b>35</b> 35 35 35 36 36 37 <b>38</b> 38 42 44 46 48 50 51 53 56 58 60 64 66 7

C	Sim	ulation Results
	C.1	Feed Forward Filter Simulation
	C.2	Time Signal Generation Simulation
	C.3	System Utilization Report

#### Bibliography

1

# 1 Introduction

# 1.1 Problem Definition

#### Situation Assessment

Ultrasonic transducers are used in a wide variety of medical, industrial, and consumer devices. Among the various types of transducers for higher frequencies, ceramic piezoelectric transducers are commonly used. A common limitation of these devices is a very narrow operating frequency range, due to a steep frequency response curve with a large peak around resonance. This issue is often addressed by making an appropriate compensation filter, however there are drawbacks to this approach. The first is that the characteristics of individual transducers are susceptible to large process variations, which does not allow for a generic compensation filter to be made, and individually characterizing and compensating each transducer is very costly. The frequency response of transducers also changes over time and input power, and with environmental conditions such as temperature and air pressure. A solution is required that can improve the performance of these devices, regardless of the device's unpredictable circumstances.

#### **Scoping and Bounding Analyses**

From this situation assessment it is clear that there is a need for an affordable system that can produce undistorted ultrasound waves. While distortion exists in many forms, in this paper the term distortion references to linear distortion, defined as: a change in amplitude or phase with no new frequencies added. The limitation to linear distortion makes this project feasible in the timeline in which it needs to be delivered, but it limits the use in real life applications. The time limitation for this project was a period of eight weeks, in which the design, creation, and validation must be completed. Due to this limitation, the goal of this project is to make no more than a proof of concept prototype. Furthermore, while most design decisions can be made as direct consequences of the program of requirements, without a specific application in mind some tradeoffs cannot be optimized - assumptions must be made. A significant technical constraint that was set was to limit the compensation to linear distortion (as opposed to non-linear), which is often not the case in real systems. Furthermore, the chosen implementation shall only be capable of producing periodic outputs. Another bound is of course development cost. While the funding available was sufficient to complete the project, cost was still a limitation to consider. A final bound was the determination of useful extra non-linear features used. This task warrants an investigation in itself, so simple non-optimal features will be considered such as temperature. This is further discussed in 3.4.5.

#### **OxiNEMS** Affiliation

This project is affiliated with OxiNEMS, an MEG research project that requires a similar system to be built. It may be possible to design the system in such a way that a portion of it will be useful to OxiNEMS, which while making this work more useful, could also limit the flexibility in making choices, often in the form of disregarding optimizations to keep the system generic.

# 1.2 State of the Art Analysis

The aim of this paper is to design a system that can characterize a system that creates ultrasound live. On top of that it should adaptively control the system based on this characterization.

Currently, ultrasound systems are characterized once and then controlled based on this. Advanced methods[1] of characterization are used that can capture non-linear distortion. The downsides of these systems is that they do not capture any changes in dynamics due to permanent physical changes. This leaves the option open for complete signal distortion without the option of compensation. The system in this paper aims to solve that problem.

# 1.3 Thesis Synopsis

The thesis will explore previous research on live characterization and compensation of ultrasonic transducers. The focus will be on developing a methodology that accurately characterizes the linear distortion of the transducers and employs an adaptive model to dynamically control the transducer's response. The scalability of the proposed solution to work at high frequencies will also be considered, ensuring its applicability to a wide range of ultrasonic transducers.

The key objective of the project is to design and create a prototype for this system. This prototype will be capable of achieving a flat frequency response for high frequency ultrasonic transducers. The project aims to provide researchers and developers in the field of ultrasonics with an integrated system that offers enhanced control over the sound waves they generate, reducing amplitude distortion and enabling precise manipulation of ultrasound for various applications.

By addressing the current limitations in non-linear characterization and control of ultrasonic transducers, this research will contribute to the advancement of ultrasonic technology and its applications. The outcomes of this thesis will have implications for fields such as medical imaging, non-destructive testing, and industrial applications that rely on accurate and precise ultrasound control.

# 2 Program of Requirements

The requirements for the system as a whole can be divided into the functional and non-functional requirements. The former specifies the general functions desired in the end product, while the latter specifies the desired technical specifications of the system.

# 2.1 Functional Requirements

The final product must:

- 1. Allow the user to input a periodic reference waveform
- 2. Control the position of an ultrasonic transducer
- 3. Compensate partially for the linear dynamics of the transducer
- 4. Compensate partially for the non-linear dynamics of the transducer
- 5. The production of this system should be scalable, implying the price can be lowered when the system is scaled.

# 2.2 Non-Functional Requirements

#	Specification	Minimum Req.	Trade off Req.
1	Steady State Ripple of the Flatband	3 dB	Lower
2	Bandwidth of Flatband	50 KHz	Higher
3	Noise Power in Flatband	0.001 Watt	Lower
4	Bandwidth Disturbance Rejection	1 KHz	Higher
5	Time Before System Works	120 Sec	Lower
6	Ultrasound Output Power	1 Watt	Higher
7	Operating Center Frequency	1 MHz	Higher
8	Price Prototype	1500 €	Lower
9	Num Frequency Components Waveform	4	Higher

Table 2.1: Table of Non-Functional Requirements

# 3 Project Overview

## 3.1 Producing Ultrasound Waves

In order to create ultrasound an ultrasonic transducer was chosen, the reasoning for which can be found the in the paper [2]. The transducer must then be driven with an amplifier than can deliver the electrical power required to power the transducer. The resulting system will have a non-flat frequency response to input signals. In order to compensate for this, a filter is placed after the input, distorting it in such a way that the final outputted sound closer matches the original input signal. If however the frequency response of the combination of amplifier and transducer changes, the compensation filter will also require adjustment. A logical choice for making one such flexible system is to implement it digitally, so that the functionality can easily be reprogrammed. The last component required is some form of sensor to measure the ground truth behavior of the transducer as well as properties of possible disturbances, such as ambient temperature.

## 3.2 Measuring the Ultrasonic Transducer

Measuring the vibration of ultrasonic transducers is a demanding problem for any measurement device, given the nanometer-scale displacement and high frequency requirements. Existing methods for measurement include using microphones, hydrophones, and laser interferometers. While many types of microphones exist for this purpose, they are restricted in accuracy due to the air coupling between the transducer and sensor. Aside from the limited resolution of hydrophones due to spatial averaging [3], they also must be used underwater, and could therefore not be implemented non-invasively into an ultrasound device. Laser interferometry is a flexible measurement solution that allows for a high resolution and high frequency displacement measurements. Drawbacks include a relatively high cost and sensitivity to environmental disturbances such as vibrations or temperature fluctuations.

## 3.3 Compensation for Linear Distortion

In the following section some possible methods of compensation for the system's linear distortion are compared. These include feedback, linear feed-forward, non-linear feed-forward, and adaptive feed-forward.

### 3.3.1 Feedback

Feedback is a method of controlling a system by measuring the output of the system and adapting the control signal based on that measurement. The advantage is that any non-linear error from the desired ultrasound can directly be compensated for. Many forms of feedback have been used to control audio transducers [4], but few attempts have been made for ultrasound transducers. The reasoning for this is that a feedback system can not be stable, if the controller has a delay of more than half the period of the input frequency. At 1.6 MHz, this is a maximum feedback delay of 312.5 ns. For a well controlled system, this can be at most 100 ns. This includes the entire delay from analog measurement, to digital measurement, to calculating digital control signal, to analog control signal. For a price that meets the non-functional requirement #8, this is an unreasonable specification based on current market research.

### 3.3.2 Linear Feed-forward

Feed forward is a method of creating a flat frequency response that works by distorting an input signal with the inverse of the system, and then sending that signal into the system.

$$Out_{ref} \cdot |G_{est}|^{-1} \cdot |G| = Out$$
(3.1)

$$|G_{est}| \approx |G| \tag{3.2}$$

$$Out_{ref} \approx Out$$
 (3.3)

This can theoretically create a flat response and is commonly used in the compensation of audio systems and ultrasound systems [5]. An advantage of this method is that it is simple to implement and it only requires the characterisation of the device once, which makes it cheaper to implement. The downside of linear feed forward is that it is not able to compensate for any non-linear dynamics in the system.

### 3.3.3 Non-Linear Feed-Forward

Non-Linear feed forward is a variation of feed forward in which the system model is non-linear. It is able to compensate for non-linear behavior, but still only to the extent that it is included in the model. When the system exhibits behavior not present in the model, the behavior can not be compensated for, which leads to a distorted output. On top of that, non-linear feed forward is much more resource intensive than regular feed forward.

### 3.3.4 Adaptive Feed-Forward

Adaptive feed forward is similar to feed forward, but the system model keeps updating based on recent system measurements. In this paper it was chosen to implement what could be best described as adaptive linearized feed forward. This implies the estimated model used in the feed forward is a linearized estimation of the non-linear system. The linearization is around an operating point that exists in a k-dimensional space, in which each dimension is a parameter  $P_k$  that effects the dynamics of the system. This compensation method has, with enough training time, the ability to create a perfect linear model of the system, based on the parameters that it was provided. This method does require significantly more computational power than regular feed forward, and even more than feedback. This significant difference is that there is no latency requirement. The system can take a lot of time to make a relatively accurate model of the system, after that the system will work and start working better every training cycle. In the paper [6] this method and its implementation is described in more detail.

# 3.4 Modeling the System

In this section several options of describing the linearized system will be discussed.

### 3.4.1 IIR Filter

A system model linearized around parameters  $\mathbf{P} = [P_1, \dots, P_k]$  in the shape of an IIR filter, would be represented as the following:

$$G_{IIR} = \frac{a_n \left(\mathbf{P}\right) \cdot z^{-n} + \dots + a_1 \left(\mathbf{P}\right) \cdot z^{-1} + a_0 \left(\mathbf{P}\right)}{b_n \left(\mathbf{P}\right) \cdot z^{-n} + \dots + b_1 \left(\mathbf{P}\right) \cdot z^{-1} + b_0 \left(\mathbf{P}\right)}$$
(3.4)

Creating an IIR model of the system involved would require the following steps:

- 1. Convert the discrete model to a continuous model
- 2. Obtain samples of the system gain and phase difference at different frequencies and values of P

3. Optimise the functions  $a_n(\mathbf{P}), ..., b_0(\mathbf{P})$  to minimise the gain and phase estimation error.

When considering the model for this system, an IIR is a logical first step, because the lumped element model of the system would have a transfer function of this form. An advantage of this model is that it requires a lower order features than a FIR model. This indicates it may be less resource intensive to implement. The downside is that the optimisation problem that needs to be done in order to obtain an accurate model would be non-convex [7]. This is because the transfer function is not linear in its optimisation coefficients. Non-convexity implies there will be many local minima that the model could settle at that are not optimal. There are methods for overcoming this problem, but they are beyond the scope of this project. For this reason an IIR model was not chosen.

#### 3.4.2 FIR Filter

The IIR model shape was not chosen due to its non-linearity, therefore the next logical choice would be to select a FIR shape to model the system. This form is presented below in Equation 3.5.

$$G_{FIR} = a_n (\mathbf{P}) \cdot z^{-n} + \dots + a_1 (\mathbf{P}) \cdot z^{-1} + a_0 (\mathbf{P})$$
(3.5)

Many of the same ideas apply as for a FIR model shape, but with a few distinctions. The main advantage is that a FIR model shape becomes a convex optimisation problem.

The downside however, is that a FIR filter requires a much higher filter order in order to obtain similar model steepness characteristics. In fact, according to the paper [2] the model of the system may require a 30 dB gain difference in a span of 100KHz. With a sampling rate of 65 MHz, we can use a Harris approximation [8] to estimate the minimum order FIR required for a filter to be able to create the steepness required.

$$N = \frac{Fs \cdot Atten(dB)}{(22 \cdot dF)} = \frac{65 \cdot 10^6 \cdot 30}{22 \cdot 10^5} = 887$$
(3.6)

This translates to 887 multiplications every sampling period, this is not implementable for the price requirements 8 of this project. An improvement would be to decrease the sampling frequency 10-fold. A sampling frequency of 6.5 MHz would lead to a filter order of 89.

### 3.4.3 Frequency Domain Filter

This type of filtering implies multiplying the magnitude spectrum of the input signal with the inverse of the magnitude spectrum of the system. This operation is functionally equivalent to convolution in the time domain such as is done with the IIR and FIR models. The model would have the following shape:

$$|G_{Freq}| = \mathbf{\Phi}(F, \mathbf{P}) \cdot \mathbf{W}_{|\mathbf{G}|} \tag{3.7}$$

$$\angle G_{Freg} = \mathbf{\Phi}(F, \mathbf{P}) \cdot W_{\angle G} \tag{3.8}$$

In this paper phase will not be compensated for. The reason for this is that it is not a requirement for this project. From now on  $W_{|G|}$  will be referred to as W.

For some project requirements, this method of filtering is more efficient. A downside of this method of filtering is that the input signal needs to be split up into time bins in which the frequency components are fixed. This is common practice in audio processing, but the result of this is the frequency components present in the input signal can not change continuously. On top of that the implementation becomes more costly as the number of frequency components increases. Both of these issues are not present in the FIR filter implementation.

#### 3.4.4 Comparison

In this section frequency domain filtering and FIR filtering are compared for this project. The performance indicator for this decision will be the number of multiplications required to implement the filtering. Before

this decision can be made, some variables relevant to these calculations must be clarified or extracted from the program of requirements (Chapter 2). However, as mentioned in the Bounding Analysis (Section 1.1), some parameters such as the  $R_{\Delta P}$  and  $R_{\Delta In}$  cannot be derived from the program of requirements, and due to the lack of a specific applications, were determined somewhat arbitrarily.

#### Variable Estimation

The rate at which the parameters will change  $R_{\Delta P}$  will be set at 4 KHz as to not restrict the 1 KHz disturbance rejection non-functional requirement #4. The number of features in the feature vector that are not frequency dependant,  $N_{\phi}$ , will be set to 8. Assuming this is a 8th order polynomial of a single parameter  $P_1$ , this will be able to capture the necessary complexities in the bandwidth required. It may also be a combination of 2 parameters  $P_1$  and  $P_2$  with orders 2 and 4 respectively. The maximum number of input frequencies  $N_F$  is set to 4. This comes directly from the non-functional requirement #9. The rate of input signal spectrum renewal  $R_{\Delta In}$  can not be derived from the program of requirements. The value is chosen to be 100 Hz. Lastly the order of the frequency polynomial features,  $P_F$ , is chosen to be 8. As per the Ultrasound team's reasoning [6], this is sufficient to capture the expected complexities of the system.

#### **Multiplication estimation**

For an estimation of the multiplications required for the FIR implementation we can round the order require to 100 and obtain the following Equation 3.10.

$$F_{s} = 6.5 \cdot 10^{6} \text{ Hz}$$

$$R_{\Delta P} = 4000 \text{ Hz}$$

$$N_{\phi} = 8$$

$$R_{M,FIR} \approx F_{s} \cdot 100 + 100 \cdot R_{\Delta P} \cdot N_{\phi} \text{ Multiplications/s of FIR}$$
(3.9)

$$R_{M,FIR} = 6.5 \cdot 10^6 \cdot 100 + 100 \cdot 4000 \cdot 8 = 6.532 \cdot 10^8 \text{ Multiplications/s}$$
(3.10)

In the same way an approximation can be made for the multiplications required to filter in the frequency domain. The expression 3.11 can be seen below.

$$N_{F} = 4$$

$$R = max (R_{\Delta In}, R_{\Delta P}) = 4000 \text{ Hz}$$

$$R_{\Delta In} = 100 \text{ Hz}$$
Number of features in the feature vector inc frequency  $= N_{\Phi} = P_{F} \cdot N_{\phi}$ 

$$P_{F} = 8$$

$$R_{M, Freq} \approx N_{F} \cdot R \cdot (2 \cdot N_{\Phi}) \qquad (3.11)$$

$$R_{M, Freq} = 4 \cdot 4000 \cdot (2 \cdot 8 \cdot 8) = 2.048 \cdot 10^{\circ} \text{ Multiplications/s}$$
(3.12)

As can be seen in Eq 3.9 and 3.11, frequency domain filtering is significantly less resource intensive for the requirements of this project. As such this option is chosen over a FIR filter.

#### 3.4.5 Non-Linear Feature Choice

First and foremost the system in this paper will try to compensate for linear effects. This linearity implies the only relevant feature should be frequency. As such this will be a feature that is used to predict the gain of the system. The non-functional requirement #4 state that the system needs to include rejection of disturbances. This implies the system needs to adjust itself based on one or more parameters  $P_k$  that affect the behavior of the system. There are three types of parameters that could be used for this system.

**Position derived** Firstly, this system could extract features from the position measurements made. Of course the position measurements are already used for the modeling of the system, but theoretically the position measurements could be used to extract time domain data of the system and that could be used to construct features that effect the system. Although this would be a system with interesting characteristics approaching a feedback system and more, it would have its downsides. Besides for high complexity, many of the features would also require very low control latency. This makes these kinds of features not very desirable. The decision was made not to use position derived features for this reason.

**Control Derived** An idea for features that are easy to obtain, is features derived from the input signal. Features such as the input power [1], all the frequencies that are present in the signal, and past input signals could all be used as features. A large advantage of this is that for these features, there is no measurement latency because their values are known or require little calculation to obtain.

**Environment Derived** Other options for features could come form environmental parameters. Variables such as temperature [1] or air pressure are known to effect the performance of transducers, which implies they would work as useful features. Most features such as this work at a low rate of change, which implies a relatively high high latency between a change in feature and a change in control signal is acceptable. This is good because most commercially available sensors for these parameters have a high latency.

**Choice** The choice was made to create the system in such a way that any type of single feature could be plugged in and the system will model the effect of that feature. For now the decision was made to allow the possibilities of both temperature and input power as features. However, only a single one of these features can be used as feature at the same time, the choice will be up to the user.

### 3.4.6 Feature Mapping Method

Feature mapping is the concept of combining all parameters that may effect the system gain, and including their interactions. A definition must be given to  $\Phi(F, \mathbf{P})$ . In this paper a polynomial feature mapping [9] is chosen. Reasoning for which can be found in the paper [6].

$$\boldsymbol{\Phi}(F, \mathbf{P}) = \begin{pmatrix} 1 \\ F \\ P \\ F \cdot P \\ \dots \\ F^{n} \cdot P^{m} \end{pmatrix}$$
(3.13)

Polynomial feature vectors have the main advantage that they require fewer multiplications and additions to calculate. Options such as Gaussian RBF's [10] require approximations of exponential functions which are expensive to calculate. On top of that, for polynomial feature vectors the existing feature vector can be grown iteratively. This is shown in Section 6.2.3.

#### 3.4.7 Size of Feature Vector

With the method of feature mapping being chosen, the choice of feature vector  $\Phi$  must be made. Size 64 was chosen. According to [6], this will be able to capture the dynamics of the system accurately enough to achieve the ripple in the flatband non-functional requirement #1.

# 3.5 Division of Teams

This project was divided into three teams, each responsible for different functionalities. The Ultrasound team [2] selected the transducer used and designed an amplifier capable of driving the transducer. The

System Modelling [6] team used the position measurements to train a model to improve the frequency response of the system. Finally the Position Measurement and Control team was responsible for collecting the position measurements and calculating the output signal to the amplifier based on the desired output and model parameters.



Figure 3.1: System functional diagram with division of tasks

# 4 System Design

# 4.1 Division of Specifications

### 4.1.1 Ripple and Noise

Non-functional requirement #1 specifies the final system is allowed 3 dB total gain ripple, which implies the maximum difference in gain in the passband may be 3 dB.

#### **Distortion in the Ultrasound Signal Path**

Distortion in the ultrasound signal path is the distortion caused by any components that are involved in creating the ultrasound. In theory the adaptive feed forward method will compensate for any linear, and some non-linear distortion in the ultrasound signal path. A factor of 1 dB will be budgeted to any non-linear distortions in the ultrasound signal path that are not accounted for, such as hysteresis.

#### **Distortion in the Model Creation Path**

Distortion in the model creation path cannot be corrected by the adaptive feed forward model, because it is the loop that creates the model. Because of this, any distortions will directly lead to ripple in the pass band. Any components between the interferometry setup and model calculation computer may add to the distortion in the model creation path. A factor of 3 - 1 = 2 dB is left for distortion caused in the model creation path. 1.5 dB is attributed to the Position Measurement and Control team. This leaves 0.5 dB for the modeling team.

#### Noise in the Model Creation Path

Noise in the Model Creation Path will be attributed to the System Modeling team. The reason for this is that as will be shown, they have most control over it. Noise in the model creation path can cause noisy gain data points and colored noise in the model creation path can create distortion in the model. The effect of noise in this system becomes very complex, but several ideas below will come together the justify an approximation on the noise added by the model creation path. Firstly, since the input frequency is known, the SNR can arbitrarily be increased by increasing the size of the bin of time domain samples used for the Fourier transform. The limitation to this is that the size of the time bin used may not exceed the period at which the system compensates for disturbances. Given the rate of disturbance rejection requirement #4, this limit is set to 1ms. This implies an FFT would have a resolution of 1 KHz. This in turn implies that for white noise, 2 percent of the total noise in the flat band will translate to information about the gain. Secondly, the SNR of the signal can be kept at a sufficient level by setting a minimum input power required that can lead to valid information about the system. Lastly, the system modeling team can create a model based on many data points of the system, the effect of this is that noisy data points will get averaged.

The distortion caused by noise may cause 0.5 dB = 1.12202 ripple as per Section 4.1.1. This translates to noise that may at least have a spectral density of  $\frac{1.0.12202}{0.02\cdot50\cdot10^3} = 1.2202 \cdot 10^{-4} \frac{W}{Hz}$ .

#### Noise in the Ultrasound Signal Path

Noise in the ultrasound signal path has two effects. Firstly, noise in the ultrasound signal path has the exact same distortion effect as the time domain noise in the model creation path noise. As such they can be added up to form the total noise that may cause distortion. Secondly, it is by definition the noise that is directly translated to ultrasound. Because of this there is a direct limit on this noise. The program of requirements (non-function requirement #3) states that the allowed noise in the passband is 1 mW. For white noise, this implies a maximum noise with spectral density  $2 \cdot 10^{-8} \frac{W}{Hz}$ . This noise budget is spread equally over the Position Measurement and control team and the ultrasound team.

#### 4.1.2 Price

The financial budget is divided over the three teams in the following way. The Ultrasound team is given a budget of  $\in$ 300. The System modeling team is given a budget of  $\in$ 50. The position measurement and control team is allotted the remaining budget of  $\in$ 1150. According to the interferometer provider [11], the complete interferometer will cost up to  $\in$ 500. The remaining budget of  $\in$ 650 must be divided between the ADC, DAC, and system platform. The ADC and DAC are therefore allotted roughly  $\in$ 200 each, while the system platform will be allotted  $\notin$ 250.

# 4.2 Top Level Design

Following the decisions made thus far, an integrated system architecture was designed. The resulting system and the required connected hardware can be seen outlined in Figure 4.1. The details of each component will be outlined in the following three chapters, this chapter discusses the choices of hardware.



Figure 4.1: Top level system functional diagram with external components

### 4.3 ADC and DAC

In selecting the ADC and DAC the two most significant specifications to consider are sampling rate and resolution. In general the cost also increases proportionally to these specifications, so it is desirable to pick the minimum viable solution.

Given the input frequency of between 1.625 to 1.75 MHz, a sampling rate of at least 4 MSps is required for the ADC to prevent aliasing. However, due to the small bandwidth of the signal, aliasing may occur without it being destructive. This would decrease the theoretical lower limit of the sampling rate to 100KHz. For the the prototype of this project, a 14-bit ADC [12] with a sampling rate of 65 MSps was chosen. The reason for this was to ensure that the ADC was not a limiting factor. Another ADC with higher or lower specifications could be integrated into the project with relative ease. A 14-bit DAC [13] with a 165MSps was chosen for this same reason.

To ensure the 14-bit resultion does not cause any issues, the noise from both the ADC and DAC will be calculated. The quantisation noise [14] can be described with the following formula.

$$N(f) = \begin{cases} \frac{\Delta^2}{12 \cdot Fs} & -\frac{Fs}{2} < f < \frac{Fs}{2} \\ 0 & else \end{cases}$$

$$(4.1)$$

Where  $\Delta$  is the resolution, and Fs is the ADC or DAC frequency. This results in a noise spectral density of

$$\frac{\left(\frac{1}{2^{14}}\right)^2}{12 \cdot 65 \cdot 10^6} \cdot 50 \cdot 10^3 = 2.4 \cdot 10^{-13} \tag{4.2}$$

With the unit being the ratio of noise in the flatband, to full signal power. For the ADC, the noise level can be very high due to the Fourier transform length possible, as explained in Section 4.1.1. For the DAC, whose noise is approximately half that of the ADC, the programme of requirements state this ratio is allowed to be  $10^{-3}$ . This implies the noise caused by the DAC is negligible.

## 4.4 ADC and DAC Clock Selection

Both the ADC and DAC clocks will inevitably contain noise in the form of jitter ( $\sigma$ ), which affects both the operation of these devices and the communication to/from them. For the ADC in particular the jitter affects the sampling aperture time, which for input signals with high slew rates can quickly degrade measurement capabilities. For a maximum slew rate  $max(\frac{dV}{dt}) = A \cdot 2\pi f \approx 10.05 V \mu s^{-1}$  and  $V_{res} = V_{pp}/2^{bits} = 2/2^{14} \approx 122 \mu V$  of the  $f_{in} = 1.6$  MHz input signal, the threshold for jitter that will not contribute any noise can be calculated:

$$\frac{V_{res}}{2} \ge \sigma \cdot \frac{dV}{dt} \Rightarrow \sigma \le 6.07 \text{ ps}$$
(4.3)

However, the noise added by jitter is evenly distributed spectrally, so as discussed in Section 4.1.1 this noise does not directly affect performance. The clocks selected for the ADC in this project are from the DSC1001 series (datasheet: [15]), and specifies a maximum jitter of 50 ps. As derived in an Analog Devices design note [16], Equation 4.4 gives the theoretical limit on the SNR of our measurements, which is 66 dBFS. For identical reasoning as in Section 4.3 this is negligible.

$$SNR(dBFS) = -20log(2\pi f_{in}\sigma) \approx 66 \text{ dBFS } @ f_{in} = 1.6 \text{ MHz}$$
(4.4)

Clock jitter is often less of an issue for a DAC [17], as it affects the timing of the output rather than the level. While this does contribute to phase noise, it does so at the sampling frequency rather than at the signal frequency. Given the same maximum slew rate and a jitter of 50 ps, the maximum noise power added to the ultrasound signal path can be calculated as follows:

$$P_{noise} = \left(\sigma \cdot \frac{dV}{dt}\right)^2 \approx 0.25 \,\mu\text{W} @ f_s = 65 \,\text{MHz}$$
(4.5)

This high frequency noise is both in a negligible range, and can easily be filtered out of the output signal when the signal frequency is significantly lower than the sampling frequency.

## 4.5 ADC and DAC Communication

The ADC and DAC communicate at the provided clock rate via parallel interfaces. In order to meet the timing requirements of these high speed interfaces the signals must be carefully routed from the ICs to the FPGA. The ADC outputs a clock to which its data is synced. This clock signal must be routed into the FPGA via a designated clock input pin, which is connected to the internal dedicated clock bus of the FPGA to guarantee low distortion. Most importantly the parallel signals between the FPGA and ADC/DAC must be routed at equal lengths, such that the delay between the signals is identical. Next the delay, setup, and hold times relative to the clocks as specified in their respective datasheets are provided to the FPGA design software, which uses this information to run a timing analysis.

# 4.6 Model Communication

Each time the PC updates the current model, the parameters of this model must be transferred from the PC to the FPGA. This is a relatively small amount of data, and there are no strict timing requirements for it, so a simple serial protocol such as UART can be used. The one other parameter that is needed is the extra feature, which is sent from the MCU to the FPGA. In order to simplify the design on the FPGA both the

model parameters and extra feature will be received through the same UART interface, meaning that the PC will send the model parameters via the MCU. At the standard rate baud rate of 115.2 KBaud/s, using binary signalling this gives a data rate of 115.2 KBit/s. This will allow for the extra feature to be transferred in  $4 * 8/115200 \approx 0.3$  ms, and the entire model to be transferred in  $300 * 8/115200 \approx 21$  ms. For extra features with higher bandwidth requirements, the extra feature could be measured by the FGPA directly.

# 4.7 ADC Sample Memory and Communication

The samples recorded by the ADC must be transferred to the PC for processing. With the sampling rate of 65 MSps and resolution of 14 bits, this equals a rate of 910 Mbit/s (113.75 MB/s).

Some possible options for transferring data at the rates required to a PC are Ethernet (1 Gbit/s), USB 3.0 (4.8 Gbit/s), or some form of internal connection such as PCIe or SATA. The latter are not standard on laptops, and were therefore not considered. Both Ethernet and USB SuperSpeed are both fairly complicated protocols, difficult to implement on an FPGA. Ethernet requires a PHY IC, however IP is readily available to be used. In real applications gigabit Ethernet often only can deliver 900 Mbit/s, which does not meet our requirement of 910Mbit/s, so the margin for error is small. An interesting contender is the FT600 IC, which takes a 16 width FIFO input and outputs the data over USB with a maximum bandwidth of 200MB/s. Due to the availability of a development board with the FT600 IC and the required minimum FPGA IO pin count, USB was selected.

The sample communication will also require a buffer, as the PC will be receiving the data and saving it in blocks. Between blocks the data must be intermittently stored in some form of memory. Based on real worlds tests the time between reads was determined to be 160  $\mu$ s, or 10400 samples at 65 MSps. A FIFO of  $2^{14} = 16384$  depth can be used for this. While this is still small enough to fit on a FPGA, if more time is needed between transfers, an external sample memory must be used.

## 4.8 System Platform Selection

The filtering and acquisition of position measurements must be done on a digital processing platform, of which there is a large variety. Some examples of possible choices are an MCU, FPGA or programmable DSPs. An MCU would not have the IO nor the processing bandwidth to handle the data handling requirements. A DSP would be able to implement the filtering section, however integrating this with the position measurement functionality could be challenging due to the limited flexibility compared to an FPGA. While an FPGA is not very cheap, it does allow for the greatest amount of flexibility, which is particularly important in prototypes. Given the time and budget constraints, and the fact that this is a prototype, a FPGA development board will be used rather than a custom PCB. Three requirements were considered for the selection of the FPGA development board, namely the available IO pins, logic resources, and peripherals. The pins required are: 15 for ADC, 15 for DAC, 2 for UART, 8 for LEDs, and 20 for FT600 USB IC, giving a total of at least 60 IO pins. The required logic resources can be seen in the Utilization report for the design (see Figure C.3). Finally the only peripheral required was either a Ethernet or USB 3.0 interface (see Section 4.7).

The Alchitry AU FPGA platform met all of the requirements, providing 100 IO pins, a daughter board with the FT600 USB IC, and 33K LUTs and 93 DSPs. The FPGA itself is a Xilinx Artix-7 XC7A35T. This development board also features 256 MB of DDR3 memory which could optionally be used as an equivalent two seconds (130 million samples) of sample memory as suggested in the previous Subsection 4.7. The price of this development board is currently €142, which meets the €250 budget specified in Section 4.1.2.



Figure 4.2: Alchitry Au FPGA

### 4.9 Custom Connection Board

Due to the high frequency (100 MHz) single ended CMOS communication used between the ADC, DAC, and FPGA, it is likely that wiring harnesses will degrade signal integrity significantly, causing errors in communication. To address this issue a PCB was designed to reduce the effects of noise, reflections, and impedance mismatches that wires are more susceptible to. On the PCB the signals are all routed the same length, the trace width is selected to the correct impedance, and there is adequate spacing between traces to reduce crosstalk. This PCB also has multiple clock generator ICs for the DAC and ADC, which are transmitted over controlled impedance coaxial cable.



Figure 4.3: PCB designed to connect ADC, DAC, and FPGA

Calculations were required in order to calculate the required trace width to achieve the desired characteristic impedance  $Z_c = 50 \ \Omega$ . As derived by Hammerstad [18] equations 4.6 and 4.7 can be used to approximate the characteristic impedance of a microstrip PCB trace. The electromagnetic wave in a microstrip line exists in both the dielectric substrate and the air above it. Since the relative permittivity of the substrate  $\varepsilon_r$  differs from that of air, the wave travels through an inhomogeneous medium. As a result, the propagation velocity lies between what it would be in the substrate and in air alone. Equation 4.6 proposes an effective permittivity  $\varepsilon_{eff}$ , which is the permittivity an equivalent homogeneous medium with the same propagation velocity would have. This approximation has an error  $\leq 1\%$  for  $0.05 \leq w/h \leq 20$  and  $\varepsilon_r \leq 16$ .

$$\varepsilon_{eff} = \frac{\varepsilon_r + 1}{2} + \frac{\varepsilon_r - 1}{2} \frac{1}{\sqrt{1 + \frac{12h}{m}}} = 3.2924 \tag{4.6}$$

Next these equations are applied given the substrate relative permittivity  $\varepsilon_r = 4.4$ , and substrate height h = 0.2104 mm, which are made available by the PCB manufacturer, and the desired  $Z_c = 50 \Omega$ .  $Z_0$  is the impedance of free space, which is approximately equal to  $120\pi$ . This resulted in a value of w = 0.349 mm for the trace width.

$$Z_c = \frac{Z_0}{\sqrt{\varepsilon_{eff}}} \left[ \frac{w}{h} + 1.393 + 0.667 ln \left( \frac{w}{h} + 1.444 \right) \right]^{-1} \text{ for } \frac{w}{h} > 1$$
(4.7)

# **5** Position Measurement



Figure 5.1: System diagram with external components

In this chapter laser interferometry and its use for measuring the vibration of ultrasonic transducers is discussed. This method of measurement leverages the interference property of light, and the fact that the interference pattern in this setup changes with a much lower frequency than that of light. While the underlying principle is relatively straightforward, it is essential to acknowledge the limitations inherent to this setup that must be addressed to ensure the technical requirements are met. The following sections provide an overview of the relevant requirements, a short introduction to optical interferometry, and a thorough analysis of the system.

**Signal Integrity** The interferometer may effect the position signal integrity by adding noise and by distorting the signal. Firstly, due to the fact that the interferometer is in the model creation path, the noise requirement is a relatively high  $1.2 \cdot 10^{-4} \frac{W}{Hz}$  (see Section 4.1.1). Secondly, there is a limit to the distortion that can occur due to the method of position measurement. In Section 4.1.1 1.5 dB of distortion was budgeted to the position measurement of the model creation path. The entire distortion budget can be used for the processing of the interferometry data.

**FPGA Resources** Ideally the processing implementation requires as few FPGA resources as possible without causing significant distortion.

## 5.1 Interferometer Theory



Figure 5.2: Diagram of interferometry setup

The basic principle of interferometry is depicted in Figure 5.2. The photodiode will measure the power intensity P of two light waves, which is dependant on the phase difference  $\theta$  between the two waves and the ratio R of power that is reflected. In turn,  $\theta$  is directly dependant on the distance to the transducer x.

$$\lambda = \frac{2 \cdot \pi \cdot c}{\omega_{light}} \tag{5.1}$$

$$\theta(x) = \frac{4 \cdot x \cdot \pi}{\lambda}$$
 = Phase difference (5.2)

$$\hat{P} = \frac{1}{2} \cdot R(x) \cdot \cos\left(\theta\left(x\right)\right) + \frac{R(x)^2 + 1}{4} = \text{Normalized power measured}$$
(5.3)

For convenience, the normalized power  $\hat{P}$ , the phase difference  $\theta$ , and the distance x will be split up into their low and high frequency components.

$$\begin{aligned} x &= x_{LF} + x_{HF} \\ \theta &= \theta_{LF} + \theta_{HF} \\ \hat{P} &= \hat{P}_{LF} + \hat{P}_{HF} \end{aligned} \tag{5.4}$$

The high frequency signal will be considered the signal that carries the information, whereas the low frequency signal will be considered noise caused by disturbances such as thermal expansion. This leads to the following reconstruction formula for  $\theta_{HF}$ . The derivation of this Equation can be found in Appendix A.1.

$$\theta_{HF} \approx \arcsin\left(\pm \frac{\left(\hat{P}_{HF} + \hat{P}_{LF} - \frac{R^2 + 1}{4}\right)}{\frac{1}{2}R}\right) - \arcsin\left(\pm \frac{\left(\hat{P}_{LF} - \frac{R^2 + 1}{4}\right)}{\frac{1}{2}R \cdot J_0\left(\theta_{HF,max}\right)}\right)$$
(5.5)

Firstly, in this equation, R is the reflection coefficient that indicates the ratio of the amplitudes of the 2 waves that are interfering. In this equation the approximation is made that R does not change significantly with changes in x. Secondly,  $\theta_{HF,max}$  is the maximum value of  $\theta_{HF}$ . If  $\theta_{HF}(t)$  has the form  $\theta_{HF,max} \cdot sin(\omega t)$  then the approximation 5.5 becomes an equality. Later in the paper the effect of this approximation will be nullified, thus it is worth no further discussion.

Once  $\theta_{HF}$  has been reconstructed,  $x_{HF}$  can be calculated using the following Equation.

$$x_{HF} = (\theta_{HF} + k \cdot \pi) \cdot \lambda \quad k \in \mathbb{Z}$$
(5.6)

## 5.2 Operating Point

In order to maximize the signal  $P_{HF}$  that is measured based on any changes of  $x_{HF}$ , an operating point of  $\theta_{LF}$  was found. The derivation can be found in Appendix A.1.3.

$$\theta_{LF} = \frac{\pi}{2} + k \cdot \pi \quad k \in \mathbb{Z}$$
  
$$\theta_{err} = \theta_{LF} - \frac{\pi}{2} + k \cdot \pi$$
(5.7)

# 5.3 Reflection Coefficient Estimation

As can be seen in Equation 5.5 the signal is dependant on R, the reflection coefficient. Although R does not change significantly, an accurate estimation is required to reconstruct  $x_{HF}$ . The value of R can be estimated by varying the wavelength, which is something the interferometry setup is capable of. This light should fluctuate between constructive and deconstructive interference. The maximum and minimum values of  $P = Scale \cdot \hat{P}$  can be recorded.

$$P_{max} = \max_{\lambda} P = Scale \cdot \frac{1 + 2R + R^2}{4}$$
(5.8)

$$P_{min} = \min_{\lambda} P = Scale \cdot \frac{1 - 2R + R^2}{4}$$
(5.9)

P is obtained by measuring  $P_{LF}$  and  $P_{HF}$  and adding them. Next, Equations 5.8 and 5.9 can be used to obtain R and *Scale* from the  $P_{max}$  and  $P_{max}$  that are measured.

## 5.4 Arcsine Approximation

Equation 5.5 requires a resource intensive implementation of an arcsine function. The system would be easier and cheaper to implement if the following approximation were to be valid:

$$x = \arcsin(x) \tag{5.10}$$

This approximation is valid when:

$$|\theta_{err}| << \frac{\pi}{2} \tag{5.11}$$

$$|\theta_{HF}| << \frac{\pi}{2} \tag{5.12}$$

The derivation of which can be found in Appendix A.2.

### 5.4.1 Error Prediction

A simulation was made in which these approximations were made. In the simulation the following signal was input:

$$\hat{P}_{sim} = -\frac{1}{2} \cdot R(x_{LF}) \cdot \sin(\theta_{err} + \theta_{HF} + k \cdot \pi) + \frac{R(x_{LF})^2 + 1}{4}$$
$$\theta_{HF} = \theta_{HF,max} \cdot \sin(\omega_{test}t)$$
(5.13)

An attempt was then made to reconstruct  $\theta_{HF}$  as  $\theta_{HF,EST}$  but using the approximation 5.10. A good indicator of the validity of the approximation is the gain of the input frequency component. Any variation in gain will imply distortion.

$$Gain = \frac{\Theta_{HF,EST}(\omega_{test})}{\Theta_{HF}(\omega_{test})}$$
(5.14)

Figure 5.3 shows the effect of this as a function of variations in  $\theta_{HF,max}$  and  $\theta_{err}$ .



Figure 5.3: Gain variation caused by Arcsin(x) = x approximation

From this figure an acceptable combination of  $\theta_{err}$  and  $\theta_{HF}$  can be derived. The functional requirements in Section 2.1 of the project allow a maximum ripple of 3dB in the flatband. In Section 4.1 this total ripple was divided over the entire system, which allows a factor of 1.4 = 1.15 dB to be caused by the FPGA. Of course we would like to limit this, especially since there will be other sources of noise caused by the FPGA. We will internally allow the arcsine approximation 5.10 to cause a factor of 1.075 error.

### 5.4.2 Interferometry Simulation

In this section we will predict an achievable value of  $\theta_{err}$  and use that to determine a value of  $\theta_{HF}$ .

#### Phase Error $\theta_{err}$ Variation

Approximation 5.10 directly affects the ripple in the passband as shown in Figure 5.3. In this section we determine a proper estimate of the DC Error. Based on a conversation with Warner Venstra [11], the creator of the interferometry setup used in this paper, we modeled the setup to estimate the DC error. The model contains the following assumptions:

1. The position has low (< 0.07 Hz) frequency noise component with amplitude >  $\lambda/8$ 

2. The  $\lambda$  can be tuned slightly to stay in the correct operating region 5.7. The control voltage to frequency transfer is modeled as a lowpass with 3 Hz cutoff and a 0.5 second delay.

The system was simulated with 0.07 hz noise and a PID controller that uses wavelength control to track setpoint  $\theta_{err} = 0$ . The result can be seen in Figure 5.4 below.



Figure 5.4: Phase Error With Frequency Control

Besides for error at startup,  $\theta_{err}$  fluctuates to a value of 0.1 rad at most, which is  $0.06 \cdot \pi/2$ . Of course this is purely based on simulation, we will include a safety margin and round the maximum  $\theta_{err}$  to  $0.1 \cdot \pi/2$ . Another team will present a micro controller implementation of the control system that will keep the interferometer at its desired  $\pi/2$  operating point.

#### **Choice of** $\theta_{HF,Amp}$

The value of  $\theta_{HF,Amp}$  can now be chosen based on the estimated maximum value of  $\theta_{err}$  and the gain variation factor of 1.05 that is budgeted to the arcsin approximation.

Using Figure 5.3 and the conclusion draw from Section 5.4.2 we can safely say that  $\theta_{HF,Amp}$  may have a maximum value of  $0.3 \cdot \pi/2$  without exceeding the flatband ripple requirement #1.

#### 5.4.3 Selecting a Laser Wavelength $\lambda$

We know from the ultrasound team paper [2] that the maximum value of  $x_{HF}$  will be 50 nm. This leads to a wavelength of:

$$\lambda_{min} = \frac{4 \cdot x_{HF,Amp} \cdot \pi}{\theta_{HF,Amp}} = 1333 \, nm \approx 1500 nm \tag{5.15}$$

We will round this up to 1500nm due to the availability of an interferometer with that wavelength. Assuming the validity of the assumptions we have made, with this wavelength interferometer laser, the approximation in this section 5.10 is valid.

#### 5.4.4 Simplifications

Once the arcsin approximation is made, several simplifications can be made. Firstly, the low frequency power  $P_{LF}$  cancels out in the Equation A.12. This leads to the Equation below.

$$\theta_{HF} \approx \pm \frac{P_{HF}}{\frac{1}{2}R} \tag{5.16}$$

In Equation 5.16 it can be seen that the value of  $\theta_{HF}$  is now proportional to the high frequency power  $P_{HF}$  measured. In order for the proper gain factor, a proper estimation of R would be required. However, due to the fact that the gain is equal for all frequencies, this does not cause any distortion.

The result of this is the following expression.

$$x_{HF} \propto \hat{P_{HF}} \tag{5.17}$$

Which leads to the conclusion that the signal measured does not need to be processed.

## 5.5 USB Communication Format

To derive an accurate model the PC must receive the ADC samples, but it also must know what model and extra feature value is associated with these samples. In order to address this, along with the samples, the model ID and extra feature used will be sent to the PC. The model ID is a unique code assigned to the model by the PC upon creation. Since these parameters do not update frequently, and in fact must be constant for the entire width of each FFT done on the data, they are sent every N+S samples, where N is the FFT width and S is the amount of cycles needed for the system to settle to a steady state. S is configurable, and should include the time required to: calculate a new output, for the output to change, and for the new signal to propagate through the interferometry system and be measured. The ADC samples are 14 bits wide, while the data transferred over USB is 16 bits wide, meaning the first two bits can be used as markers for the model ID and extra feature in order to avoid problems with synchronization. The source code for this module can be found in Appendix B.12

## 5.6 ADC Noise Contribution

With the lack of pre-processing done, the only possible source of noise is from the ADC's sampling. The ADC noise would be added to the model creation path noise, is caused by quantization errors 4.3 and clock jitter errors 4.4.

# 6 Signal Generation



Figure 6.1: System diagram with external components

In this chapter the system components responsible for implementing the feed forward control are discussed. The relevant technical requirements for this subsystem can be divided into three categories, namely the noise, latency, and FPGA resource requirements.

**Noise** Noise caused by the signal generation can be described as noise in the ultrasound signal path. There are two thing requirements that need to be met regarding this noise. Firstly, the output noise budget for the signal generation section is half (see Section 4.1.1) of the noise allowed by the program of non-functional requirement #3. This implies the signal generation on the FPGA has a budget of 0.0005 watts. This is 0.5 percent of the maximum power. Internally this will be divided equally over the phasor generation and the time signal generation.

**Latency** As per the non-functional requirement #4 the system needs to be able to reject any disturbances at a bandwidth of 1 KHz. This implies the latency between a change in the external parameter P and a change in the output signal can be a maximum of 1 ms. As can be seen in Section 4.6, the parameter delay from the MCU to the FPGA via UART will be 0.3ms. To this we add the delay of the MCU, which we approximate to be another 0.3ms in the worst case. This leaves 0.4 ms for the feed forward filter and time signal generation. Internally we will allow the the feed forward filter to take 0.35 ms seeing as it requires the most calculation. The filter needs to filter 4 frequencies, which implies each frequency component translates to 87.5 us. On an FPGA with a 100 MHz clock, this translates to  $8.75 \cdot 10^3$  clock cycles. This leaves  $5 \cdot 10^3$  clock cycles for the time signal generation.

**FPGA resources** The price budget for an FPGA is chosen to be 250 euros. Our market research from vendors such as Mouser [19] shows that this will yield an FPGA development board resources on the order of 100.000 LUTs and 200 DSPs. Naturally, the price of the FPGA required for implementation needs to be as low as possible, but the limit is set to this number of resources. Seeing as the feed forward filtering is the most calculation intensive component, it will receive a budget of 2/3 of these resources.

# 6.1 UART Communication

The UART Communication component is responsible for processing the received commands and either updating the model or setting LEDs accordingly. The LEDs are included as a tool for debugging. The communication between the MCU and FPGA was chosen to be implemented using UART. A simple custom data structure that can be seen in Figure 6.2 was designed consisting of one command byte followed by the N data bytes expected based on the command sent. This is possible due to the various parameters having fixed widths.



Figure 6.2: UART Protocol Diagram and Data Structure

On the FPGA, the UART protocol itself was implemented using a simple Xilinx IP UART state machine. This IP abstracts the UART to a simple parallel communication with write and ack handshake bits. The UART configuration used is baud rate = 115200 baud, data bits = 8, parity bits = none, stop bits = 1, and flow control = none.



Figure 6.3: State Machine Diagram of UART Communication

The state SEND\_UPDATE informs the FPGA that all parameters of the model have been updated successfully, after which the new parameters are made available to the control module. The source code for this module can be found in Appendix B.11

## 6.2 Feed Forward Filter

The feed forward filter module applies the inverse of the system gain  $|G_{est}|$  to a single input frequency component  $F_k$ . The result of this operation is the magnitude  $|In_k|$  at which the frequency component  $F_k$  will be sent into the system.

#### 6.2.1 Toplevel Design



Figure 6.4: Top Level of the Feed Forward Filter Component

As can be seen in Figure 6.4 the feed forward filter component is split up into 3 sub-components. Firstly, the feature generation, which combines the parameter P with a small feature vector  $\phi_k$  to create the final feature vector  $\Phi_k$ . Secondly, the Model Gain generation sub-component calculates the estimated system gain  $|G_{est}|$  at frequency  $F_k$ . This is done by scalar multiplying the feature vector  $\Phi_k$  with the weight vector W. Lastly, the actual feed forward step is applied, in which the reference output magnitude  $|Out_{k,ref}|$  for  $F_k$  is divided by the estimated system gain  $|G_{est}(F_k)|$ . The result is the value  $In_k$ , which is the magnitude at which the frequency component  $F_k$  will be sent into the ultrasound system via the DAC.

#### 6.2.2 Design choices

#### Arithmetic Format and Size

A choice needs to be made regarding the size and type of representation of the numbers that the calculations in this module are done with. Firstly, the type of representation is chosen, for this, fixed point and floating point are the choices. Fixed point representation has a constant resolution, but it has a limited range. Floating point representation has a much larger range but its resolution is dynamic, implying that its resolution is much lower at high ranges. Even with methods to compensate for it 6.2.2, the values used in this module can vary orders of magnitude. For this reason, floating point representation was chosen. Vivado, the VHDL analysis and synthesis tool that is used for this project, has great IP that allows for easy floating point integration into projects.

Secondly, the bit size of the floating point will effect its range and the relative resolution. More specifically, the exponent will determine the range, and the mantissa will determine the resolution. The datasheet of the Vivado Floating Point IP [20] states that the addition, multiplication, and division operators are all accurate to half a ULP (Unit Last Place) as per the IEEE standard [21]. For a 16-bit float with a 10-bit mantissa, the worst-case ULP is  $\frac{1}{1024}$  of the actual value. This implies a  $0.5/1024 \approx 0.05$  percent error added every time a floating point IP is used.

In the worst case, the following number of operations in series would be required. In feature generation, the variable  $P_1^8$  will require 8 multiplications. In Model gain generation the scalar multiplication of the feature vector  $\Phi$  with the weight vector W takes 1 multiplication and  $\log_2(64) = 6$  additions. Lastly, the feed forward step requires 1 division. We find that the maximum error due to 16 bit floating point rounding in the feed forward filer is  $1.0005^{16} = 1.00803 = 0.803\%$ . This is equivalent to 0.0347dB, which directly translates to ripple in the pass band. This is an acceptable number seeing 1.5 dB of ripple was budgeted to the implementations in this Section 4.1.1. It is concluded that a 10-bit mantissa is sufficient for the requirements of this project. This would leave an exponent of 5 bits. This implies the 16-bit floating point has a range of  $2^{16}$  till  $2^{-14}$  and an identical range with the reverse sign. In this project, this leads to the restriction that no number can exceed these ranges. If this range requirement is met, 16 bit floating point arithmetic will allow the program of requirements to be met.

#### **Feature Format**

Due to the range limit of the 16 bit floating point 6.2.2, there is a limit to the size of F and P. This upper limit is  $|F \cdot P_1| < \sqrt[8]{2^{16}} = 4$ . The lower limit is  $|F \cdot P| > \sqrt[8]{2^{-14}} = 2^{-\frac{14}{8}} \approx 0.3$ . This range is equally divided over F and  $P_1$ . On top of that, to simplify, only the positive range will be used. This implies both the F and P need to be normalised to a value between  $\sqrt{0.3} = 0.55$  and  $\sqrt{4} = 2$ . The following formula will be used to normalise the frequency F and parameter  $P_1$ .

$$X_{norm} = \left(\frac{X - \frac{X_{min} + X_{max}}{2}}{\frac{X_{max} - X_{min}}{2}} + 1.275\right) \cdot 0.725 \in [0.55, 2] \text{ where } X \in [X_{min}, X_{max}]$$
(6.1)

Using the mapping equation 6.1 the values of  $F_{Norm}$  and  $P_{1,Norm}$  are obtained. These calculations are done on the MCU and on the PC.

#### 6.2.3 Feature Generation

This sub-component takes the small feature vector  $\phi$  and combines it with the parameter  $P_{1,norm}$  to create  $\Phi$ . The main design goals for this module are to generate the feature vector  $\Phi$  with a low latency, while taking few FPGA resources.

For a frequency polynomial  $(P_F)$  of 8th order and an extra parameter order  $N_{\phi}$  of 8. The number of multiplications required is 56. Assuming an equal division of the latency budget 6 over the feed forward filter component, the maximum latency for the feature generation is 3000 clock cycles. The feed forward filter component was budgeted 66 percent of the total FPGA resources. Both the feature generation and estimated system gain generation will receive 30 percent of the total resources, leaving 6 percent for the actual feed forward step.



Figure 6.5: Estimated System Gain Generation

For the feature generation, it was chosen to implement the calculation by doing 7 consecutive cycles of 8 parallel multiplications. The implementation that can be seen in Figure 6.5 requires a multiplication unit that does 8 floating point multiplications in parallel. This can be done with floating point multiplier IP from Vivado [22]. The multiplier has several parameters that can be tuned. Firstly, its "latency", which according to the documentation is the number of internal registers. The latency is set to 0, the reason for this is that the documentation [22] states that increasing the latency does not create any re-use of resources. Its only advantage is that it allows for a higher clock rate. In the feature generation sub-component, the multiplier in series with a MUX is the longest combinatorial path. According to the documentation, this

is faster than the 100 MHz clock used. The other parameter that can be tuned is the division of LUTs and DSPs. A single 16-bit floating point multiplier can be implemented using 200 logic elements or 90 logic elements and a single DSP. This choice is not binding due to the ease of changing the IP. The choice was made to use purely logic elements. The design implemented in VHDL can be found in Appendix B.3

### 6.2.4 Estimated System Gain Generation

This sub-component scalar multiplies the weight vector W and the feature vector  $\Phi$ . The same 8 floating point multiplier block as in the feature generation 6.2.3 is used. The design for the estimated system gain generation can be seen in Figure 6.6.



Figure 6.6: Model gain generation system diagram

This implementation does eight of the 64 required multiplications in parallel. Once the multiplications are finished, the results are added up in an adder tree. For a 64 by 64 scalar multiplication, an adder tree of depth 6 is required. This implies the data needs to move through six adders in series before it is saved. With a 100 MHz clock cycle and the floating point adder IP used in this project, this causes timing issues. For this reason, the adders were configured to have a latency of 1 clock cycle, which prevents timing issues.

The documentation of the floating point adder IP [23] states that a 16 bit floating point adder takes 170 LUTs, or 130 LUTs and one DSP. This is approximately the same as the multiplier. The reason for this is that for floating point numbers, addition is a complex operation. For the implementation in this paper, that was overlooked and the adder tree shown in Figure 6.6 was implemented. When adding many numbers, an adder tree is the option with the lowest latency, but it requires the most adders. When adders are cheap to implement, like for fixed point arithmetic, this is not a problem. However, for floating point numbers this significantly increases the number of resources required. The current implementation of the estimated system gain generation component requires 8 multipliers and 127 adders and has a latency of 14 clock cycles. This requires 24k LUTs to implement, which is very close to the 30k LUT budget. A simple improvement that is recommended, is for the implementation in this paper to split the required additions up into at least 16 clock cycles. This would decrease the number of adders required to 8 and decrease the number of FPGA resources required by the estimated system gain generation by a factor of at least 12. This is a substantial improvement for the entire Position measurement & control system, seeing as the feature calculation without this improvement is responsible for more than 90 percent of the total resource requirements. The design implemented in VHDL can be found in Appendix B.2.

#### 6.2.5 Feed Forward Step

Once the estimated system gain has been calculated, a simple calculation can be done to apply the feed forward step. The desired output magnitude  $|Out_{k,ref}|$  will be divided by the estimated system gain  $|G_{est}(F_k)|$  as explained in section 3.3.2.



Figure 6.7: Feed Forward Filtering Step

The division is done by floating point IP provided by Vivado [22]. A single division has been configured to take 2 clock cycles which allows for the reuse of hardware. Because of this the latency is also 2 clock cycles. The number of required LUTs for this implementation is 500. The design implemented in VHDL can be found in Appendix B.9

### 6.2.6 Feed Forward Filter Sub-Component Integration

The 3 sub-components that make up the feed forward filter were combined together. The result is a component that takes 27k LUTs and has a latency of 23 clock cycles. This meets the requirements, but a substantial improvement should be made. If the recommended method of alternative addition were to be implemented, the number of LUTs required for the feed forward filter component would decrease by a factor of approximately 10x. This system would require approximately 3k LUTs and have a latency of 39 clock cycles. This would still be extremely low latency when compared to the minimal latency requirement 6, but the FPGA resources required would be much lower.

The VHDL code for the sub-component integration can be found in Appendix B.7. The simulation can be found in Appendix C.1

## 6.3 Time Signal Generation

In this component the time domain signal is synthesized. A diagram of the design can be seen in Figure 6.8 below.



Figure 6.8: Time Signal Generation Diagram

As can be seen 4 DDS modules in parallel are responsible for the the creation of the time domain signal for each frequency component  $F_k$ . These are then added to create the signal that is used as input for the

DAC. The DDS (Direct Digital Synthesizer) modules are created with Vivado IP. A single DDS module takes as input a frequency and a magnitude, and outputs a time domain signal. The choice was made to represent the frequency and magnitude as 32 bit numbers and the output as 14 bit numbers. This leads to a frequency resolution of 0.02 Hz, which ensures the model creation team can do a very large FFT [6]. For these parameters, the spurious free dynamic range is 90dB. This approximately translates to a  $10^{-9}$  dB ripple in the passband, which is negligible. In total, the time signal generation requires 16 DSP, mainly due to the DDS and a few hundred LUTs. The latency is 5 clock cycles.

The VHDL implementation for both the time signal generation and the feed forward filter can be found in Appendix B.10. The simulation of this component can be found in Appendix C.2.

### 6.4 Control Module

The control module is responsible for controlling the signal generation and updating the model ID and extra features reported for each sample bin. The new parameters received from the UART Communication component are converted into output magnitudes  $|In_k|$  and frequencies Fk for each frequency using the Feed Forward Filter component. These updated phasors are then sent to the Time Signal Generation at the beginning of each new time bin. The counter for the time bins is implemented in this module, the size of which is discussed in detail in Section 5.5. The source code for this module can be found in Appendix B.1



Figure 6.9: State Machine Diagram of Control Module

## 6.5 DAC Output

The outputs generated by the time domain signal generation cannot be directly sent to the DAC, because the DAC uses an external clock for timing the data input. This clock is also connected to the FPGA, which will output data as requested by the clock. In order to synchronize the output from the internal to the external clock domain, an asynchronous FIFO is used. The internal and external clocks both operate at 100 MHz, but should and frequency differences occur that cause there to be no new output available, the previous output value will be used. The depth of the FIFO is limited to two in order to avoid incurring delays and samples building up between the two domains.

# 6.6 Signal Generation Integration

The control module, feed forward filter component, and time signal generation component were added together in a VHDL signal generation component. The component was tested in simulation, the result of which can be found in Appendix C.2. The VHDL code for the signal generation component can be found in Appendix B.5.

# 7 Prototype Implementation and Validation

#### 7.1 Simulation and Synthesis

Throughout the process of development the various individual components were simulated with testbenches to verify operation as well as for debugging issues. Next the individual components were synthesized to further test the feasibility of implementation in practice, as well as estimate the utilization of logic resources. An important part of this was to specify constraints on delays and frequencies from the various external interfaces so that a valid timing analysis can be performed. After this the components were integrated together one at a time, starting at the UART input and moving down the data path to finish with the DAC output. Simulations showing the successful testing of various components and the system as a whole can be found in Appendix C. Once the entire system was integrated, the total required logic resources was reported as can be seen in the utilization report in Appendix C.3.

#### 7.2 **Testing and Validation**

After the system was verified to work in synthesis, the design was implemented in hardware. This process was split into two steps in order to better isolate errors.

#### 7.2.1 Data Acquisition

The data acquisition, consisting of the ADC, USB Communication component, and FT600 USB interface, was tested as an isolated system. On the PC a driver provided by the FT600 manufacturer was used to read the USB pipe. The measurements from Table 7.1 show that the desired data rate of 113.75 MB/s was met, however the performance did not meet the theoretical limit of 200 MB/s. Using a pattern generator to emulate the ADC, it was verified that the data has a 0% error rate. This also confirms that the internal FIFO size of  $2^{14} = 16384$  depth is sufficient to avoid data loss.

Transfer Size [KB]	Average Data Rate [MB/s]
16	57.7
32	77.1
64	82.0
128	155.8
256	173.3
512	174.7
1024	174.6

Transfer Size [KB]	Average Data Rate [MB/s]	

In the above speed test data was sent every clock cycle in order to test the maximum bandwidth of the USB interface. It can be seen that the data rate increases as the requested transfer size increases. This is not a limitation of the FPGA implementation or the FT600 USB interface, but rather a limitation within the PC or provided driver.

#### 7.2.2 Complete System

To test our entire system without requiring integration with the ultrasound and model training systems, the output of the DAC was connected to the input of the ADC. Subsequently, carefully chosen model parameters were transferred to the system via the UART interface. The output on the DAC was then measured by the ADC and transferred via USB to the PC. Here the resulting waveform could be compared to the theoretically expected waveform given the model parameters defined. As can be seen in Figure 7.1, the data collected matched expectations, and the outputs matched the expected frequencies and magnitudes, as well as noise requirements. This procedure was repeated with a variety of input parameters.



Figure 7.1: Raw measurements and frequency spectrum of complete system test

In the above test the UART parameters were specified such that:

- $F_1 = 1.600 \text{ MHz}$  and  $|In_1| = 0.25$
- $F_2 = 1.602 \text{ MHz} \text{ and } |In_2| = 0.5$
- $F_3 = 1.604$  MHz and  $|In_3| = 0.75$
- $F_4 = 1.606 \text{ MHz} \text{ and } |In_4| = 1$

Additionally a significant spike was observed at 0 Hz, which is to be expected due to the  $2^{13} = 8192$  DC bias that can be seen in the above Figure 7.1. This is an expected result of the ADC output format, as the -1V to 1V range of the ADC is distributed from 0 to  $2^{14}$ . Unfortunately integration with the ultrasound and model training systems was not achieved within the time constraints, however this would be the next logical step in testing the system.

# 8 Discussion

After considering a variety of possible solutions to the problem of flattening the frequency response of an ultrasonic transducer, a design was made considering the program of requirements. Unfortunately due to time constraints, the subsystem presented in this thesis has not yet been integrated with the ultrasonic and model training systems. While the requirements were met, some tradeoffs were made that may not have been optimal. For instance, while the price requirement of  $\notin$ 1500 was met, the system in it's current prototype form could be made much more affordably, albeit not in the same short time span. Another non-optimal implementation was the resource consumption of the Feed Forward Filter. As discussed in Section 6.2, the current implementation exceeds the specification for latency by orders of magnitude. As it is the most resource intensive component, by increasing the latency and reducing the resource consumption, a lower cost FPGA could be used.

Another cost optimization could be made by changing the selection of ADC. The system is currently oversampling by a factor of 20 with respect to the Nyquist rate. Furthermore, sub-sampling could be used in this application, as long as destructive aliasing in avoided. A reduction in sampling rate would both reduce the cost of the ADC, and reduce the bandwidth required to transfer the acquired data, simplifying the system. The prototype developed allows for a reduction in sampling rate, so the sub-sampling performance can be evaluated without any changes to the system.

For the position measurement, an extensive analysis of the system was done, resulting in the conclusion that for the given operating range of the system, no pre-processing was needed in order to acquire satisfactory measurements. This greatly simplified the expected design, and allowed for the use of a more cost effective FPGA. A valuable byproduct of this analysis was a deeper understanding of the system's behavior, which proved beneficial for both the design and troubleshooting process.
# 9 Conclusion

Overall, the system performed its intended functions and met the requirements. Design challenges were faced, particularly in terms of logic resource utilization and cost optimization. These aspects provide valuable insights for future improvements, including exploring alternative model architectures, extending the operating range, and a variety of changes that could reduce system cost. Throughout the development process of this system, many possible avenues of future work were discovered to further enhance the capabilities and functionality of the developed system.

- Frequency Update Latency: The latency bottleneck for updating the frequency components of the output currently lies in the speed of UART. While this meets the specifications per the program of requirements, should this latency be reduced, the system would be capable of generating more dynamic outputs, such as pulses. There are many practical applications in which this functionality would increase the utility of our system.
- Expanded Operating Range: While not required, extending the operating range of the position measurement interferometer would greatly improve the flexibility of the system. Increasing the range would involve accounting for the arcsine distortion as discussed in Section 5.4, as well as accounting for the signal no longer being directly proportional to displacement.
- Time Domain Implementation: While it was not the optimal solution given the provided program of requirements, modelling the distortion with a time domain filter rather than in the frequency domain as explored in Section 3.4 does provide numerous benefits, most notably the ability to input an arbitrary non-periodic signal.
- Non-Linear Modeling and Neural Networks: A promising direction for future work involves the development of a complete non-linear model for the system. Incorporating time samples as input features, such as in a neural network, could potentially enhance the system's ability to accurately predict and control the behavior of ultrasonic transducers, eliminating the need for the linearizations made in the current method.
- Digital versus Analog Systems: An interesting area to explore is the comparison between digital and analog feedback systems. While making a dynamic analog system is complex, they have the clear advantage of operating fast enough to provide direct feedback.
- Data Compression: Considering the implementation of the FFT on the FPGA, would allow for only the relevant frequency information to be sent, greatly reducing the required transmission bandwidth. However, the feasibility and cost-effectiveness of this approach should be further investigated, taking into account the additional complexities and expenses associated with its implementation.

By pursuing these avenues of future work, the system can be further enhanced, expanding its capabilities, improving accuracy, and exploring new possibilities in the field of ultrasonic transducer control and measurement.

# Appendix

# A

# Interferometry Theory Derivation

## A.1 Derivation of $\theta_{HF}$

#### A.1.1 Basic Interferometry

In this section below an expression for the reconstruction of  $\theta_{HF}$  is derived.

$$\begin{split} \omega_{light} &= \text{Angular frequency of light} \\ x &= \text{Distance optical fiber to transducer} \\ \lambda &= \frac{2 \cdot \pi \cdot c}{\omega_{light}} \\ R(x) &= \text{Reflection coefficient}[0, 1] \\ \theta(x) &= \frac{4 \cdot x \cdot \pi}{\lambda} = \text{Phase difference} \\ \text{Signal into diode} &= \sin(\omega_{light} \cdot t) + R(x) \cdot \sin(\omega_{light} \cdot t + \theta(x)) \\ &= 2 \cdot \sin\left(\omega_{light} \cdot t + \frac{\theta(x)}{2}\right) \cos(\theta(x)) + (1 - R(x)) \cdot \sin(\omega_{light} \cdot t + \theta(x)) \end{split}$$

$$\hat{P} = \frac{1}{2} \cdot R(x) \cdot \cos\left(\theta\left(x\right)\right) + \frac{R(x)^2 + 1}{4} = \text{Normalized power measured}^*$$
(A.1)

From here on we assume R is constant with position seeing as the absolute distance is much larger than the variation in distance, implying R will vary very little.

As per the equation A.1 we obtain a relationship between the distance and the signal measured.

#### A.1.2 Low Frequency and High Frequency Division

In the setup used, the normalized signal power P is actually split up into a high frequency and low frequency part (20KHz cutoff). We can also arbitrarily split the position x up into its high and low frequencies. We get:

$$\begin{aligned} x &= x_{LF} + x_{HF} \\ \theta &= \theta_{LF} + \theta_{HF} \\ \hat{P} &= \hat{P}_{LF} + \hat{P}_{HF} \end{aligned} \tag{A.2}$$

We can combine Equation A.1 with Equations A.2 to obtain the following expressions:

$$\hat{P}_{LF} = \frac{1}{Period \,\theta_{HF}} \int_{0}^{Period \,\theta_{HF}} -\frac{R(x_{LF})}{2} \cdot \cos\left(\theta_{LF} + \theta_{HF}(t)\right) + \frac{R(x_{LF})^{2} + 1}{2} \, dt \quad (A.3)$$

$$\hat{P}_{HF} = \frac{1}{2} \cdot R(x_{LF}) \cdot \cos(\theta_{LF} + \theta_{HF}(t)) + \frac{R(x_{LF})^2 + 1}{4} - \hat{P}_{LF}$$
(A.4)

Taking the assumption A.5, equation A.3 simplifies to Eq A.6:

$$\theta_{HF}(t) = \theta_{LF,Amp} * \sin(\omega t) \tag{A.5}$$

$$\hat{P}_{LF} = -\frac{1}{2} \cdot R \cdot \cos(\theta_{LF}) \cdot J_0(\theta_{HF,Amp}) + \frac{R(x_{LF})^2 + 1}{4}$$
(A.6)

Due to simplification later in the report we will assume the validity of assumption A.5.

We can now interpret  $x_{LF}$  and  $\theta_{LF}$  to be any low frequency noise changing the distance, such as expansion due to temperature. The information of interest is in the high frequency distance signal  $x_{HF}$ .

#### A.1.3 Operating Point

The type of interferometry used in this thesis is called absolute phase interferometry. Compared to interferometry with phase wrapping, this is much less costly to implement, and it leads to higher resolution. The downside is that the operating range is limited, but this not a problem for the magnitudes of distance that are relevant in this project. The choice of absolute phase interferometry implies

 $k \in \mathbb{Z} \mid 0 < \theta_{HF} - k * 2\pi < 2\pi$  must hold at all times.

The sensitivity of the interferometer can be maximized by operating the setup at an optimal  $\theta_{LF}$ , which can be achieved by slightly changing the wavelength. The optimal  $\theta_{LF}$  can be found using Equation A.7.

$$argmax_{\theta_{LF}} \frac{\delta abs\left(\frac{\hat{P}_{HF}}{x_{HF}}\right)}{\delta\theta_{LF}}$$
(A.7)

$$0 = \frac{\delta abs\left(\frac{\hat{P}_{HF}}{x_{HF}}\right)}{\delta\theta_{LF}}$$
$$\theta_{LF} = \frac{x_{LF} \cdot 4\pi}{\lambda} + \frac{\pi}{2} + k \cdot \pi \quad k \in \mathbb{Z}$$
(A.8)

It is worth noting that the solution will change signs based on whether k is odd or even. (pi/2 and -p/2 are both valid solutions but sign of slop is negated)

Seeing as  $x_{HF}$  is a high frequency signal, its average value is 0, this implies that the maximizing condition for Eq A.7 is:

$$\theta_{LF} = \frac{\pi}{2} + k \cdot \pi \quad k \in \mathbb{Z}$$
  
$$\theta_{err} = \theta_{LF} - \frac{\pi}{2} + k \cdot \pi$$
(A.9)

#### A.1.4 Signal Reproduction

This leads to the following expressions for the power measured:

$$\hat{P}_{LF} = -\frac{1}{2} \cdot R \cdot \sin(\theta err + k\pi) \cdot J_0(\theta_{HF,Amp}) + \frac{R(x_{LF})^2 + 1}{4}$$
(A.10)

$$\hat{P}_{HF} = -\frac{1}{2} \cdot R(x_{LF}) \cdot \sin(\theta_{err} + \theta_{HF} + k \cdot \pi) + \frac{R(x_{LF})^2 + 1}{4} - P_{LF}$$
(A.11)

We can then rearrange the equations A.10 and A.11 to obtain an expression for  $\theta_{HF}$  which can be used to obtain  $x_{HF}$ :

$$\theta_{HF} = \arcsin\left(\frac{-\left(\hat{P}_{HF} + \hat{P}_{LF} - \frac{R(x_{LF})^2 + 1}{4}\right)}{\frac{1}{2}R\left(x_{LF}\right)}\right) - \arcsin\left(-\frac{\left(\hat{P}_{LF} - \frac{R(x_{LF})^2 + 1}{4}\right)}{\frac{1}{2}R\left(x_{LF}\right) \cdot J_0\left(\theta_{HF,Amp}\right)}\right)$$
(A.12)  
$$x_{HF} = \left(\theta_{HF} + k \cdot \pi\right) \cdot \lambda$$
(A.13)

# A.2 Arcsine Approximation

Implementing an accurate arcsine function on an FPGA that runs at 65 MHz is costly. The system would be easier and cheaper to implement if the following approximation were to be valid:

$$x = \arcsin(x) \tag{A.14}$$

This approximation is valid when  $|x| \ll 1$ . For this paper, that implies we assume

$$\left|\frac{\hat{P}_{LF} - \frac{R(x_{LF})^2 + 1}{4}}{\frac{1}{2} R(x_{LF})}\right| << 1$$
(A.15)

$$\left|\frac{-\hat{P}_{HF}}{\frac{1}{2}R\left(x_{LF}\right)}\right| << 1 \tag{A.16}$$

This in turn implies:

$$\theta_{err} \ll \frac{\pi}{2}$$
(A.17)

$$\theta_{HF} \ll \frac{\pi}{2} \tag{A.18}$$



# Source Code

## B.1 Control Module [VHDL]

libr	ary IEEE;	
use	IEEE.STD_LOGIC_1164.ALL;	
use	work.my_types_pkg.all;	
enti	ty control module is	
	port (	
	clk	: in std_logic;
	reset	: in std_logic;
	Inputs from Communic	ation
	new_frequencies	: in custom_fp_array_32_bit(FREQ_DIM-1 downto 0); Array of
$\hookrightarrow$	frequencies used	
	new_update	: in std_logic;
	new_polynomial_features	: in custom_fp_array_2D(FREQ_DIM-1 downto 0, POLY_DIM-1 downto 0)
	new_extra_feature	: in std_logic_vector(FP_SIZE-1 downto 0);
	new_magnitude_weights	: in custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
	new_phase_weights	: in custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
	new_phasor_magnitude	: in custom_fp_array(FREQ_DIM-1 downto 0);
	new_phasor_phase	: in custom_ip_array(FREQ_DIM-1 downto 0);
	new_model_id	: in std_logic_vector(13 downto 0);
	Connections to Math	Module
	math start	: out std logic: Start pulse to start math data to ma
$\hookrightarrow$	module is valid on this pul	se
	math polynomial feature	s : <b>out</b> custom fp array(POLY DIM-1 <b>downto</b> 0);
	math_extra_feature	: out std_logic_vector(FP_SIZE-1 downto 0);
	math_phase_weights	: <b>out</b> custom_fp_array((EXTRA_DIM*POLY_DIM)-1 <b>downto</b> 0);
	math_magnitude_weights	: <b>out</b> custom_fp_array((EXTRA_DIM*POLY_DIM)-1 <b>downto</b> 0);
	math_phasor_magnitude	: out std_logic_vector(FP_SIZE-1 downto 0);
	math_phasor_phase	: <b>out std_logic_vector</b> (FP_SIZE-1 <b>downto</b> 0);
	math_result_phasor_magn	<pre>itude : in std_logic_vector(FP_SIZE-1 downto 0);</pre>
	math_result_phasor_phas	<pre>e : in std_logic_vector(FP_SIZE-1 downto 0);</pre>
	math_valid	: in std_logic;
	Connections to Time	Signal Generation
	gen_frequencies :	<pre>out custom_fp_array_32_bit(FREQ_DIM-1 downto 0);</pre>
	gen_phasor_magnitudes :	out custom_fp_array(FREQ_DIM-1 downto 0);
	gen_pnasor_pnases :	<b>out</b> custom_ip_array(FREQ_DIM-1 <b>downto</b> 0);
		, and and lowing
	bin_update	: out std_logic;
	bin model id	: out std logic vector (13 downto 0);
	):	. Sub 554_10910_VECCO1 (15 40#mc0 0)
end	control module:	
	,	
arch	nitecture Behavioral of cont	rol_module is
type	math_states <b>is</b> (WAIT UPDAT	E, QUEUE_MATH, EXECUTE_MATH, RX_MATH, SAVE_PARAMS);
sign	al state : math_states;	

```
51
     signal bin_size_counter : integer range 0 to (BIN_SIZE+SETTLING_CYCLES-1);
52
53
     signal current_freq : integer range 0 to (FREO_DIM-1); -- Which frequency to calculate for
54
55
     -- Register signals to maintain output
56
                                              : custom fp array (POLY DIM-1 downto 0);
     signal reg_math_polynomial_features
57
                                              : std_logic_vector(FP_SIZE-1 downto 0);
58
     signal reg math extra feature
                                              : custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
59
     signal reg_math_phase_weights
     signal reg_math_magnitude_weights
                                              : custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
60
61
     signal reg_math_phasor_magnitude
                                              : std_logic_vector(FP_SIZE-1 downto 0);
62
     signal reg_math_phasor_phase
                                              : std_logic_vector(FP_SIZE-1 downto 0);
63
     signal reg_all_math_polynomial_features : custom_fp_array_2D(FRE0_DIM-1 downto 0, POLY_DIM-1 downto
64
     \rightarrow 0);
     signal reg_all_math_phasor_magnitude
                                             : custom_fp_array(FREQ_DIM-1 downto 0);
65
66
     signal reg_all_math_phasor_phase
                                              : custom_fp_array(FREQ_DIM-1 downto 0);
67
68
     signal reg_gen_frequencies
                                          : custom_fp_array_32_bit(FREQ_DIM-1 downto 0);
                                         : custom_fp_array(FREQ_DIM-1 downto 0);
     signal reg_gen_phasor_magnitudes
69
     signal reg_gen_phasor_phases
                                          : custom_fp_array(FREQ_DIM-1 downto 0);
70
     signal reg_bin_extra_feature
                                          : std_logic_vector(FP_SIZE-1 downto 0);
71
     signal reg_bin_model_id
                                          : std_logic_vector(13 downto 0);
72
73
                                             : custom_fp_array_32_bit(FREQ_DIM-1 downto 0);
74
     signal reg_next_gen_frequencies
     signal reg_next_gen_phasor_magnitudes : custom_fp_array(FREQ_DIM-1 downto 0);
75
     signal reg_next_gen_phasor_phases
                                             : custom_fp_array(FREQ_DIM-1 downto 0);
76
77
     signal reg_next_bin_extra_feature
                                             : std_logic_vector(FP_SIZE-1 downto 0);
     signal reg_next_bin_model_id
                                             : std_logic_vector(13 downto 0);
78
79
80
    begin
81
    process(clk, reset)
82
83
    begin
84
        if reset = '1' then
85
             -- Reset values
                                 <= WAIT_UPDATE;
86
             state
87
            bin_size_counter
                                 <= 0:
            current_freq
                                 <= 0;
88
89
                                 <= '0';
90
             math_start
91
             reg_math_polynomial_features
                                              <= (others => (others => '0'));
             reg_math_extra_feature
92
                                              <= (others => '0');
                                              <= (others => (others => '0'));
93
             req_math_phase_weights
                                              <= (others => (others => '0'));
             reg math magnitude weights
94
                                              <= (others => '0');
             reg_math_phasor_magnitude
95
                                              <= (others => '0');
96
             reg_math_phasor_phase
97
98
99
             reg gen freguencies
                                              <= (others => (others => '0'));
100
                                              <= (others => (others => '0'));
             reg_gen_phasor_magnitudes
101
                                              <= (others => (others => '0'));
             reg_gen_phasor_phases
102
             reg_bin_extra_feature
                                              <= (others => '0');
103
                                              <= (others => '0');
             reg_bin_model_id
104
105
                                              \leq  (others \geq  (others \geq  '0')):
106
             reg next gen frequencies
                                              <= (others => (others => '0'));
             reg_next_gen_phasor_magnitudes
107
108
             reg_next_gen_phasor_phases
                                              <= (others => (others => '0'));
             reg_next_bin_extra_feature
                                              <= (others => '0');
109
                                              <= (others => '0');
             reg_next_bin_model_id
110
111
112
             gen frequencies
                                              <= (others => (others => '0');
                                              <= (others => (others => '0'));
             gen_phasor_magnitudes
113
                                              <= (others => (others => '0'));
             gen_phasor_phases
114
                                              <= (others => '0');
115
             bin_extra_feature
                                              <= (others => '0');
             bin_model_id
116
117
        elsif rising_edge(clk) then
118
              -- Default values
119
                                              <= state;
             state
120
                                              <= '0';
121
             math start
             reg_math_polynomial_features
                                              <= reg_math_polynomial_features;
122
123
             reg_math_extra_feature
                                              <= reg_math_extra_feature;
124
             reg math phase weights
                                              <= reg_math_phase_weights;
             reg math magnitude weights
                                             <= reg_math_magnitude_weights;
125
             reg_math_phasor_magnitude
                                             <= reg_math_phasor_magnitude;
126
             reg_math_phasor_phase
                                              <= reg_math_phasor_phase;
127
             current_freq
                                              <= current_freq;
128
             reg_gen_frequencies
                                        <= reg_gen_frequencies;
129
```

reg\_gen\_phasor\_magnitudes <= reg\_gen\_phasor\_magnitudes; 130 reg\_gen\_phasor\_phases <= reg\_gen\_phasor\_phases; 131 reg\_bin\_extra\_feature <= reg\_bin\_extra\_feature; 132 reg\_bin\_model\_id <= reg\_bin\_model\_id; 133 134 135 case state is when WAIT\_UPDATE => 136 if new\_update = '1' then 137 RX latest outputs from Communication 138 reg\_all\_math\_polynomial\_features <= new\_polynomial\_features;</pre> 139 140 reg\_math\_extra\_feature <= new\_extra\_feature; 141 reg\_math\_phase\_weights <= new\_phase\_weights; reg math magnitude weights <= new magnitude weights; 142 reg\_all\_math\_phasor\_magnitude <= new\_phasor\_magnitude; 143 <= new\_phasor\_phase; reg\_all\_math\_phasor\_phase 144 145 reg\_next\_gen\_frequencies <= new\_frequencies; 146 147 reg\_next\_bin\_extra\_feature <= new\_extra\_feature;</pre> <= new\_model\_id; 148 reg\_next\_bin\_model\_id 149 -- Start math state <= QUEUE\_MATH;</pre> 150 end if; 151 152 when QUEUE\_MATH => if bin\_size\_counter <= SETTLING\_CYCLES then
 current\_freq <= 0; -- Start by updating 0th frequency</pre> 153 154 state <= EXECUTE\_MATH;</pre> 155 else 156 157 state <= QUEUE\_MATH;</pre> end if; 158 159 when EXECUTE\_MATH => -- Send start pulse and params to math module math\_start <= '1';</pre> 160 for i in POLY\_DIM-1 downto 0 loop 161 reg\_math\_polynomial\_features(i) <= reg\_all\_math\_polynomial\_features(current\_freq,</pre> 162  $\hookrightarrow$  i); 163 end loop; reg\_math\_phasor\_magnitude <= reg\_all\_math\_phasor\_magnitude(current\_freq); 164 165 reg\_math\_phasor\_phase <= reg\_all\_math\_phasor\_phase(current\_freq); 166 state <= RX\_MATH;</pre> when RX\_MATH => 167 if math\_valid = '1' then 168 math\_start <= '0';</pre> 169 170 reg\_next\_gen\_phasor\_magnitudes(current\_freq) <= math\_result\_phasor\_magnitude;</pre> 171 reg\_next\_gen\_phasor\_phases(current\_freq) <= math\_result\_phasor\_phase;</pre> if current\_freq = (FREQ\_DIM-1) then 172 state <= SAVE\_PARAMS;</pre> 173 else 174 current\_freq <= current\_freq + 1; -- Increment frequency to update for</pre> 175 state <= EXECUTE\_MATH;</pre> 176 177 end if; 178 else math\_start <= '1';</pre> 179 state <= RX\_MATH;</pre> 180 end if; 181 when SAVE\_PARAMS => 182 183 reg\_gen\_frequencies <= reg\_next\_gen\_frequencies; 184 reg\_gen\_phasor\_magnitudes <= reg\_next\_gen\_phasor\_magnitudes; reg\_gen\_phasor\_phases <= reg\_next\_gen\_phasor\_phases;
<= reg\_next\_bin\_extra\_feature;</pre> 185 reg\_bin\_extra\_feature 186 187 reg\_bin\_model\_id <= reg\_next\_bin\_model\_id; state <= WAIT\_UPDATE;</pre> 188 189 end case; 190 191 - Bin counter if bin\_size\_counter >= BIN\_SIZE+SETTLING\_CYCLES-1 then 192 bin\_update <= '1'; 193 <= 0; 194 bin\_size\_counter gen\_frequencies <= reg\_next\_gen\_frequencies; 195 196 gen\_phasor\_magnitudes <= reg\_next\_gen\_phasor\_magnitudes; <= reg\_next\_gen\_phasor\_phases; <= reg\_next\_bin\_extra\_feature;</pre> 197 gen\_phasor\_phases bin extra feature 198 bin\_model\_id <= reg\_next\_bin\_model\_id; 199 200 else bin\_update <= '0';</pre> 201 202 bin\_size\_counter <= bin\_size\_counter + 1;</pre> 203 end if: end if: 204 end process; 205 206 math\_polynomial\_features <= reg\_math\_polynomial\_features; 207 math\_extra\_feature <= reg\_math\_extra\_feature; 208

209	math_phase_weights	<= reg_math_phase_weights;
210	math_magnitude_weights	<= reg_math_magnitude_weights;
211	math_phasor_magnitude	<= reg_math_phasor_magnitude;
212	math_phasor_phase	<= reg_math_phasor_phase;
213		
214		
215	end Behavioral;	

#### B.2 Control Phasor Generation [VHDL]

```
1
     -- CONTROL PHASOR GENERATION
2
4
5
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
6
    use IEEE.NUMERIC_STD.ALL;
7
8
    use work.my_types_pkg.all;
    use ieee.math_real.all;
9
10
    entity Control_Phasor_Generation is
11
12
    port (
        clk : in std_logic;
13
         reset : in std_logic;
14
15
         input_ready : in std_logic;
16
               System_Phase
                               : in std_logic_vector(FP_SIZE-1 downto 0);
             System_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
17
             input_Phase : in std_logic_vector(FP_SIZE-1 downto 0);
input_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
18
19
               Control_Phase : out std_logic_vector (FP_SIZE-1 downto 0);
20
             Control_Gain : out std_logic_vector (FP_SIZE-1 downto 0);
21
22
               Control_Phasor_valid : out std_logic);
23
    end Control_Phasor_Generation;
24
    architecture Behavioral of Control_Phasor_Generation is
25
    component fp_subtract_X_bit is
26
27
      Port (
        s_axis_a_tvalid : in STD_LOGIC;
28
         s_axis_a_tdata : in STD_LOGIC_VECTOR (FP_SIZE-1 downto 0);
29
         s_axis_b_tvalid : in STD_LOGIC;
30
         s_axis_b_tdata : in STD_LOGIC_VECTOR (FP_SIZE-1 downto 0);
31
        m_axis_result_tvalid : out STD_LOGIC;
32
        m_axis_result_tdata : out STD_LOGIC_VECTOR (FP_SIZE-1 downto 0)
33
34
      );
35
36
    end component;
37
38
    component fp_divider_X_bit is
39
      Port (
        aclk : in STD_LOGIC;
40
41
         s_axis_a_tvalid : in STD_LOGIC;
        s_axis_a_tdata : in STD_LOGIC_VECTOR ( FP_SIZE-1 downto 0 );
42
        s_axis_b_tvalid : in STD_LOGIC;
43
        s_axis_b_tdata : in STD_LOGIC_VECTOR ( FP_SIZE-1 downto 0 );
44
        m_axis_result_tvalid : out STD_LOGIC;
45
46
        <code>m_axis_result_tdata</code> : out STD_LOGIC_VECTOR ( <code>FP_SIZE-1</code> downto 0 )
47
      );
48
49
    end component;
50
    signal subtract_valid, divide_valid: std_logic;
51
52
    begin
53
54
55
    subtract_phase: fp_subtract_X_bit
56
57
       port map (
           -- Global signals
58
         -- AXI4-Stream slave channel for operand A
59
                               => input_ready,
60
          s_axis_a_tvalid
61
           s_axis_a_tdata
                                     => input_Phase,
           -- AXI4-Stream slave channel for operand B
62
                              => input_ready,
=> System_Phase,
           s_axis_b_tvalid
63
64
           s_axis_b_tdata
65
              AXI4-Stream master channel for output result
          m_axis_result_tvalid => subtract_valid,
m_axis_result_tdata => Control_Phase
66
67
           m_axis_result_tdata
68
           );
69
    divide_gain: fp_divider_X_bit
70
71
       port map (
           -- Global signals
72
          aclk
73
                                     => clk,
         -- AXI4-Stream slave channel for operand A
74
          s_axis_a_tvalid => input_ready,
s_axis_a_tdata => input_gain,
75
76
```

-- AXI4-Stream slave channel for operand B s\_axis\_b\_tvalid => input\_ready, s\_axis\_b\_tdata => System\_gain, -- AXI4-Stream master channel for output result
m\_axis\_result\_tvalid => divide\_valid,
m\_axis\_result\_tdata => Control\_gain ); Control\_Phasor\_valid <= divide\_valid **and** subtract\_valid; end Behavioral; 

## B.3 Feature Generation [VHDL]

```
1
     -- FEATURE GENERATION
2
4
    library ieee;
5
    use ieee.std_logic_1164.all;
    use ieee.numeric std.all;
6
    use work.my_types_pkg.all;
 8
9
    entity Feature_Gen is
10
11
       port (
              clk : in std_logic;
12
              reset : in std logic;
13
14
              Generate_Features: in std_logic;
              input_features : in custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0);
extra_feature_value : in std_logic_vector(FP_SIZE-1 downto 0);
15
16
              final_features : out custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
17
              Feature_Gen_Done : out std_logic
18
         );
19
    end Feature_Gen;
20
21
22
    architecture behavior of Feature_Gen is
23
24
       component vector_scalar_multiplier
25
         port (
         clk : in std_logic;
26
27
         reset : in STD_LOGIC;
         input_valid : in STD_LOGIC;
28
29
                input_mult_vect : in custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0); -- partial

→ features

             input_mult1 : in std_logic_vector(FP_SIZE-1 downto 0);
30
                output_mult : out custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0);
31
                mult_valid : out std_logic
32
33
           );
       end component;
34
35
              type state is (idle,start, calc, done);
36
37
              signal current_state : state ;
              signal next_state : state;
38
              signal count, next_count : unsigned(4 downto 0);
39
              signal input_mult_vect : custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0); -- partial
40
     ↔ features
             signal input mult1 : std logic vector(FP SIZE-1 downto 0);
41
                                                                                                      -- the extra
        feature
     \hookrightarrow
         signal feat_partial, temp_feat_partial : custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0);
signal output_features_next: custom_fp_array(INPUT_FEATURE_LENGTH*2*ORDER_EXTRA_FEATURE-1 downto
42
43
     \hookrightarrow
         0);
44
         signal output_features_temp: custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto
     \hookrightarrow
         0);
         signal mult_valid, input_mult_valid: std_logic;
45
46
47
    begin
48
49
       update_state: process (clk, reset)
50
       begin
       if(reset='1' or Generate_Features='0') then
51
        current_state <= idle;</pre>
52
         count <= "00000";
53
         output_features_temp<= (others => (others=>'0'));
54
55
       else
56
               if rising_edge(clk) then
57
                       if(current_state /= done) then
58
                         output_features_temp <
59
        output_features_next(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
                       else
60
61
                       end if;
                       count <= next_count;</pre>
62
                       current_state <= next_state;
63
64
65
                end if;
66
       end if;
67
       end process update_state;
68
69
       execute_state: process (reset, current_state, mult_valid)
70
```

```
71
       begin
        case (current_state) is
72
73
                  when idle =
                      74
75
76
77
78
                       input_mult_valid <= '0';</pre>
79
80
                               when start =>
81
                      82
83
84
85
                       Feature_Gen_Done <= '0';</pre>
                      next_state <= calc;
input_mult_valid <= '1';</pre>
86
87
88
                      next_count <= count+1;</pre>
89
                           when calc =>
90
                               if mult_valid='1' then
91
                                             next_count <= count + 1;</pre>
92
93
                           output_features_next(INPUT_FEATURE_LENGTH*(ORDER_EXTRA_FEATURE+1)-1 downto
     → INPUT_FEATURE_LENGTH) <= output_features_temp;
output_features_next(INPUT_FEATURE_LENGTH-1 downto 0) <= feat_partial;</p>
94
                           temp_feat_partial <= feat_partial;</pre>
95
                           input_mult_vect <= feat_partial; --temp_feat_partial;</pre>
96
97
                           input_mult_valid <= '0';</pre>
98
                           input_mult1 <= extra_feature_value;</pre>
99
                           if(count<ORDER_EXTRA_FEATURE) then</pre>
100
                               next_state <= calc;</pre>
101
                           else
102
103
                               next_state <=done;</pre>
104
                           end if;
105
                           Feature_Gen_Done <= '0';</pre>
106
107
                      else
                           next state <= calc;</pre>
108
                             input_mult_vect <= temp_feat_partial; Leads to error when first coming from
109
         start because input should be input features
     \hookrightarrow
110
                             input_mult1 <= extra_feature_value;</pre>
111
                           input_mult_valid <= '1';</pre>
                      end if;
112
113
114
                               when done =>
115
116
                                     final_features <= output_features_temp;</pre>
117
                                     Feature_Gen_Done <= '1';</pre>
118
                               when others =>
119
120
121
                      end case;
                      end process execute_state;
122
123
     uul: vector_scalar_multiplier port map(
124
125
         clk => clk,
reset => reset,
126
127
         input_valid=>input_mult_valid,
128
         input_mult_vect=>input_mult_vect,
129
              input_mult1=>input_mult1,
                output_mult=>feat_partial,
130
131
                mult_valid=>mult_valid
132
                );
133
     end behavior;
134
```

#### B.4 Map Inputs DDS [VHDL]

```
1
     -- MAP INPUTS DDS
2
4
 5
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
6
    use work.my_types_pkg.all;
 8
    entity Map_inputs_DDS is
 9
10
    port (
         clk: in std logic;
11
         input_Map_inputs_DDS_valid : in std_logic;
12
                Control_Phase : in std_logic_vector(FP_SIZE-1 downto
Control_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
                                  : in std_logic_vector(FP_SIZE-1 downto 0);
13
14
15
                DDS_Phase: out std_logic_vector(31 downto 0);
16
                DDS_Gain : out std_logic_vector(15 downto 0);
17
                output_Map_inputs_DDS_valid: out std_logic
18
                );
    end Map_inputs_DDS;
19
20
    architecture Behavioral of Map_inputs_DDS is
21
22
23
    component float_to_fixed_32_bit
                                             Port (
         s_axis_a_tvalid : in STD_LOGIC;
s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
24
25
         m_axis_result_tvalid : out STD_LOGIC;
26
27
         <code>m_axis_result_tdata</code> : out STD_LOGIC_VECTOR ( 31 downto 0 )
28
29
       end component;
30
31
       component fp 16 to 32 is
32
33
       Port (
34
         s_axis_a_tvalid : in STD_LOGIC;
         <code>s_axis_a_tdata</code> : in <code>STD_LOGIC_VECTOR</code> ( 15 downto 0 );
35
36
         m_axis_result_tvalid : out STD_LOGIC;
        m_axis_result_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
37
38
      );
39
       end component;
40
41
       component floating_point_mult_32_bit is
42
       Port (
        s_axis_a_tvalid : in STD_LOGIC;
s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
43
44
         s_axis_b_tvalid : in STD_LOGIC;
45
46
         s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
47
         m_axis_result_tvalid : out STD_LOGIC;
48
         <code>m_axis_result_tdata</code> : out STD_LOGIC_VECTOR ( 31 downto 0 )
49
      );
    end component;
50
51
52
    component fp_mult_16_bit is
53
       Port (
54
         s_axis_a_tvalid : in STD_LOGIC;
         s_axis_a_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
s_axis_b_tvalid : in STD_LOGIC;
55
56
         s_axis_b_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
57
         m_axis_result_tvalid : out STD_LOGIC;
58
         m_axis_result_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
59
60
      );
61
     end component;
62
    component float_to_fixed_32bit_to_16_bit is
63
       Port (
64
65
         s_axis_a_tvalid : in STD_LOGIC;
66
         <code>s_axis_a_tdata</code> : in <code>STD_LOGIC_VECTOR</code> ( 31 downto 0 );
67
         m_axis_result_tvalid : out STD_LOGIC;
         m_axis_result_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
68
69
       ):
70
    end component;
71
    signal Control_Phase_32, Control_Phase_div_2pi_32 : STD_LOGIC_VECTOR ( 31 downto 0 );
72
     signal Control_Phase_32_valid, Control_Phase_div_2pi_32_valid: std_logic;
73
74
    signal DDS_phase_valid, DDS_gain_valid, DDS_gain_pad_valid: std_logic;
    signal DDS_phase_pad, DDS_gain_pad: STD_LOGIC_VECTOR ( 31 downto 0 );
75
76
    begin
```

```
Control_phase_to32: fp_16_to_32 port map(
78
79
           s_axis_a_tvalid => input_Map_inputs_DDS_valid,
80
           s_axis_a_tdata => Control_Phase,
          m_axis_result_tvalid => Control_Phase_32_valid,
m_axis_result_tdata => Control_Phase_32
81
82
        );
83
84
      Divide_by_2pi: floating_point_mult_32_bit port map(
85
         s_axis_a_tvalid => Control_Phase_32_valid ,
86
87
           s_axis_a_tdata => Control_Phase_32 ,
           s_axis_b_tvalid =>Control_Phase_32_valid ,
s_axis_b_tdata => "01001011101000101111100110000011" , -- (2^27 -1)/2pi
m_axis_result_tvalid => Control_Phase_div_2pi_32_valid,
88
89
90
           m_axis_result_tdata => Control_Phase_div_2pi_32
91
92
      );
93
      to_fixed_get_DDS_phase: float_to_fixed_32_bit port map(
           s_axis_a_tvalid => Control_Phase_div_2pi_32_valid,
s_axis_a_tdata => Control_Phase_div_2pi_32,
m_axis_result_tvalid => DDS_phase_valid,
94
95
96
97
           m_axis_result_tdata=> DDS_phase_pad
98
        );
99
        DDS_phase <= DDS_phase_pad; -- (27 downto 0);</pre>
100
     DDS_GAIN_TO_32_bit : fp_16_to_32 port map(
101
           s_axis_a_tvalid => input_Map_inputs_DDS_valid,
s_axis_a_tdata => Control_gain,
102
103
104
           m_axis_result_tvalid => DDS_gain_pad_valid,
105
           m_axis_result_tdata => DDS_gain_pad
106
      );
107
      to_fixed_get_DDS_gain:
108
           float_to_fixed_32bit_to_16_bit port map(
109
           s_axis_a_tvalid => DDS_gain_pad_valid,
110
111
           s_axis_a_tdata => DDS_gain_pad,
          m_axis_result_tvalid => DDS_gain_valid,
m_axis_result_tdata => DDS_gain
112
113
       ):
114
115
     output_Map_inputs_DDS_valid <= DDS_gain_valid and DDS_phase_valid;</pre>
116
117
118
119
     end Behavioral;
```

#### B.5 Multiple Time Signal Generation [VHDL]

```
1
     -- MULTIPLE TIME SIGNAL GENERATION
2
4
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
5
    use work.my_types_pkg.all;
-- Uncomment the following library declaration if using
6
     -- arithmetic functions with Signed or Unsigned values
 8
     --use IEEE.NUMERIC_STD.ALL;
 9
10
    -- Uncomment the following library declaration if instantiating
11
    -- any Xilinx leaf cells in this code.
12
     --library UNISIM;
13
     --use UNISIM.VComponents.all;
14
15
16
    entity Multiple_time_signal_generation is port(
17
         clk : in std_logic;
                reset : in std_logic;
input_valid : in std_logic;
18
19
                Control_Phase : in custom_fp_array(NUM_FREQS-1 downto 0);
Control_Gain : in custom_fp_array(NUM_FREQS-1 downto 0);
20
21
22
                phase_increase : in custom_fp_array_32_bit (NUM_FREQS-1 downto 0); -- sent by PC
23
         DAC_IN : out std_logic_vector(15 downto 0)
24
25
                );
    end Multiple_time_signal_generation;
26
27
    architecture Behavioral of Multiple_time_signal_generation is
28
29
    component Time_Signal_Generation is
    port (
30
              clk : in std logic;
31
                reset : in std logic;
32
                input_valid : in std_logic;
33
                Control_Phase : in std_logic_vector(FP_SIZE-1 downto 0);
34
                Control_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
35
36
                phase_increase : in std_logic_vector(31 downto 0); -- sent by PC
37
38
         SINGLE_FREQ_SIG : out std_logic_vector(15 downto 0);
         time_sig_valid: out std_logic
39
               );end component;
40
41
42
                component adder_16_bit is
       Port (
43
         A : in STD_LOGIC_VECTOR ( 15 downto 0 );
44
         B : in STD_LOGIC_VECTOR ( 15 downto 0 );
45
46
         {\rm S} : out STD_LOGIC_VECTOR ( 16\ \text{downto}\ 0 )
47
       );
48
       end component;
49
       component adder_17_bit is
50
      Port (
51
         A : in STD_LOGIC_VECTOR ( 16 downto 0 );
52
53
         {\tt B} : in STD_LOGIC_VECTOR ( 16\ {\rm downto}\ 0 );
         S : out STD_LOGIC_VECTOR ( 17 downto 0 )
54
55
      );
       end component;
56
57
58
                signal single_freq_sig: custom_fp_array_16_bit(NUM_FREQS-1 downto 0);
                   signal single_freq_sig_VALID: custom_array_1_bit(NUM_FREQS-1 downto 0);
59
                signal double_freq_sig1: std_logic_vector(16 downto 0);
signal double_freq_sig2: std_logic_vector(16 downto 0);
60
61
                signal quad_freq_sig: std_logic_vector(17 downto 0);
62
    begin
63
64
    generate_time_sigs: for i in NUM_FREQS-1 downto 0 generate
65
         add_freq: Time_Signal_Generation port map(
66
                  clk => clk,
reset => reset,
67
68
                  input_valid => input_valid,
69
                  Control_Phase => Control_Phase(i),
70
71
                  Control_Gain => Control_Gain(i),
                  phase_increase => phase_increase(i),
72
73
                  single_freq_sig => single_freq_sig(i)
74
             );
    end generate;
75
76
```

```
77
78
79
80
     S => double_freq_sig1
81
  );
  82
83
84
85
     S => double_freq_sig2
  );
86
87
  88
89
90
91
     S => quad_freq_sig
92
  );
93
  DAC_IN <= quad_freq_sig(17 downto 2);</pre>
94
95
  end Behavioral;
96
```

### B.6 My Types Package [VHDL]

```
1
     -- MY TYPES PACKAGE
2
 3
 4
     library ieee;
     use ieee.std_logic_1164.all;
 6
     use ieee.numeric_std.all;
     use ieee.math_real.all;
 8
     package my_types_pkg is
9
10
11
     --When using this still replace all IP for different float size
12
     --when changing FP size make sure to also change MAP_INPUT_DDS
13
       constant FP_SIZE :integer := 16;
14
        type array8 is array (natural range <>) of std_logic_vector(7 downto 0);
15
        type custom_fp_array is array (natural range <>) of std_logic_vector(FP_SIZE-1 downto 0);
16
17
        type custom_fp_array_32_bit is array (natural range <>) of std_logic_vector(32-1 downto 0);
        type custom_fp_array_14_bit is array (natural range <>) of std_logic_vector(14-1 downto 0);
18
        type custom_fp_array_16_bit is array (natural range <>) of std_logic_vector(16-1 downto 0);
19
       type custom_array_1_bit is array (natural range <>) of std_logic;
type int_array is array (natural range <>) of integer range -2**15 to 2**15 -1;
20
21
22
23
        constant NUM_FREQS : integer := 3;
24
       -- Vector Vector scalar multiplier only works for 64>ORDER_EXTRA_FEATURE * INPUT_FEATURE_LENGTH
constant ORDER_EXTRA_FEATURE : integer := 5;
constant INPUT_FEATURE_LENGTH : integer := 10;
25
26
27
       constant VECTOR_WIDTH : integer := 64; --Max value is 64
28
        constant ADDER_TREE_DEPTH_SCALAR: integer := 6;
29
30
        constant INPUT_SIZE_ADDER_TREE: integer := 2**ADDER_TREE_DEPTH_SCALAR;
31
32
        -- Nic's types
       constant POLY_DIM : integer := 10; -- Order of initial feature vector polynomial
constant EXTRA_DIM : integer := 5; -- Amount of times to multiply the initial feature vector with
33
34
     \hookrightarrow the extra feature
      constant FREQ_DIM : integer := 3; -- Amount of frequencies used
constant BIN_SIZE : integer := 1024; -- Size of FFT bin on PC
constant SETTLING_CYCLES : integer := 50; -- Amount of extra cycles to include in each bin for
35
36
37
     ↔ settling
      type custom fp array 2D is array (natural range <>, natural range <>) of std logic vector (FP SIZE-1
38
     → downto 0);
39
```

```
40 end package;
41
```

## B.7 Phasor Calc Toplevel [VHDL]

```
1
     -- PHASOR CALCULATION TOPLEVEL
2
4
     library IEEE;
5
     use IEEE.STD_LOGIC_1164.ALL;
     use ieee.numeric std.all;
 6
     use work.my_types_pkg.all;
      - Uncomment the following library declaration if using
     -- arithmetic functions with Signed or Unsigned values
 9
10
     --use IEEE.NUMERIC_STD.ALL;
11
     -- Uncomment the following library declaration if instantiating
12
     -- any Xilinx leaf cells in this code.
13
     --library UNISIM;
14
15
     --use UNISIM.VComponents.all;
16
17
     entity Phasor_Calc_Toplevel is
     port (
18
         clk : in std_logic;
19
              reset : in std_logic;
20
               input_Phasor_calc_valid: in std_logic;
21
              input_features : in custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0);
extra_feature_value : in std_logic_vector(FP_SIZE-1 downto 0);
22
23
          weights_gain : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
24
              weights_phase : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
at_Phase : in std_logic_vector(FP_SIZE-1 downto 0);
25
          input_Phase
26
27
               input_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
28
              Control_Phase : out std_logic_vector(FP_SIZE-1 downto 0);
Control_Gain : out std_logic_vector(FP_SIZE-1 downto 0);
Control_Phasor_valid : out std_logic
29
30
31
               ):
32
33
     end Phasor_Calc_Toplevel;
34
35
     architecture Behavioral of Phasor Calc Toplevel is
36
37
38
     component Feature_Gen is
39
       port (
              clk : in std_logic;
40
41
               reset : in std_logic;
42
              Generate_Features: in std_logic;
              input_features : in custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0);
extra_feature_value : in std_logic_vector(FP_SIZE-1 downto 0);
43
44
               final_features : out custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
45
46
              Feature_Gen_Done : out std_logic
47
          );
48
     end component;
49
     component System_Phasor_Calc is
50
51
     port (
         clk : in std_logic;
52
53
          reset : in std_logic;
          input_ready : in std_logic;
54
              in_features : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
weights_gain : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
55
56
               weights_phase : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
57
                 System_phase : out std_logic_vector (FP_SIZE-1 downto 0);
58
                 System_gain : out std_logic_vector (FP_SIZE-1 downto 0);
59
60
                 output_phasorcalc_ready : out std_logic);
61
     end component:
62
     component Control_Phasor_Generation is
63
64
     port (
65
          clk : in std_logic;
66
          reset : in std_logic;
67
          input_ready : in std_logic;
              System_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
68
69
              input_Phase : in std_logic_vector(FP_SIZE-1 downto
input_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
                               : in std_logic_vector(FP_SIZE-1 downto 0);
70
71
                 Control_Phase : out std_logic_vector(FP_SIZE-1 downto 0);
72
               Control_Gain : out std_logic_vector (FP_SIZE-1 downto 0);
73
74
                 Control_Phasor_valid : out std_logic);
     end component;
75
```

```
signal final_features: custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
77
     signal Feature_Gen_Done, output_phasocralc_ready : std_logic;
signal System_gain, System_phase : std_logic_vector(FP_SIZE-1 downto 0);
78
79
80
     signal sub_reset, sub_reset1, sub_reset2, sub_reset3: std_logic;
81
82
     begin
     Feature_Gen_map: Feature_Gen port map
83
                                                 => clk,
84
                        ( clk
                                                  => sub_reset,
85
                           reset
                          Generate_Features
86
                                                 => input_Phasor_calc_valid,
87
                           input_features
                                                 => input_features,
                          extra_feature_value => extra_feature_value,
final_features => final_features,
88
89
                           Feature_Gen_Done
                                                 => Feature_Gen_Done );
90
91
     System_Phasor_calc_map: System_Phasor_Calc port map
92
93
                        ( clk
                                                        -
clk.
                                                     => sub_reset,
94
                         reset
                                                     => Feature_Gen_Done,
=> final_features,
95
                         input_ready
                         in_features
96
97
                         weights_gain
                                                     => weights_gain,
                         weights_phase
                                                     => weights_phase,
98
99
                         System_phase
                                                              => System_phase,
100
                         System_gain
                                                             => System_gain,
                         output_phasorcalc_ready => output_phasorcalc_ready );
101
102
     103
104
105
                             reset=> sub_reset,
106
                             input_ready =>output_phasorcalc_ready,
                             System_Phase => System_phase,
System_Gain => System_gain,
107
108
                             input_Phase
                                            => input_phase,
109
                             input_rnase -- input_gain,
input_Gain => input_gain,
Control_Phase => Control_Phase,
110
                             Control_Phase => Control_Ph
Control_Gain => Control_Gain,
111
112
                             Control_Phasor_valid => Control_Phasor_valid
113
114
     );
115
116
     create_reset: process (clk)
117
          begin
118
          if rising_edge(clk) then
119
                   sub_reset1 <= reset or (not input_Phasor_calc_valid);</pre>
120
                   sub_reset2 <= sub_reset1;</pre>
121
                   sub_reset3 <= sub_reset2 ;</pre>
122
123
                   sub_reset <= sub_reset3 or sub_reset2 or sub_reset1;</pre>
124
          end if;
125
          end process;
126
     end Behavioral;
```

## B.8 Project Toplevel [VHDL]

```
1
     -- PROJECT TOPLEVEL
2
4
    library IEEE;
5
    use IEEE.STD LOGIC 1164.ALL;
    use work.my_types_pkg.all;
6
    entity project_toplevel is
      Port (clk
                                   : in std_logic;
9
10
             rst_n
                                   : in std_logic;
11
             uart_rx
                                   : in std_logic;
                                  : out std_logic;
12
             uart_tx
                                   : out std_logic_vector(7 downto 0);
13
             led
                                   : out std_logic_vector(15 downto 0)
14
             dac in
15
              );
16
    end project_toplevel;
17
    architecture behavioral of project_toplevel is
18
19
20
    component uart_communication
21
           generic (
22
               baud
                                     : positive := 115200;
23
               clock_frequency
                                    : positive := 100000000
24
           );
           port (
25
               clk
                                     : in std_logic;
26
27
               rst_n
                                     : in std_logic;
                                     : out std_logic;
28
               uart_tx
29
               uart_rx
                                     : in std_logic;
                                 : out std_logic_vector(7 downto 0);
: out custom_fp_array_32_bit(FRE0_DIM-1 downto 0);
30
               led
31
               frequencies
               update
                                     : out std logic;
32
               polynomial_features : out custom_fp_array_2D(FREQ_DIM-1 downto 0, POLY_DIM-1 downto 0);
33
               extra_feature
                                   : out std_logic_vector(FP_SIZE-1 downto 0);
34
               magnitude_weights : out custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
35
36
               phase_weights
                                     : out custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
               phasor magnitude
                                     : out custom_fp_array(FREQ_DIM-1 downto 0);
37
                                    : out custom_fp_array(FREQ_DIM-1 downto 0);
38
               phasor_phase
39
               model id
                                     : out std_logic_vector(13 downto 0);
               amplitude_estimate : in std_logic_vector(FP_SIZE-1 downto 0)
40
41
           );
42
      end component;
43
      component control_module
44
45
          port (
46
               clk
                                          : in std_logic;
                                          : in std_logic;
47
               reset
48
               new_frequencies
                                         : in custom_fp_array_32_bit(FREQ_DIM-1 downto 0);
49
               new_update
                                          : in std_logic;
               new_polynomial_features : in custom_fp_array_2D(FREQ_DIM-1 downto 0, POLY_DIM-1 downto 0);
50
               new_extra_feature : in std_logic_vector(FP_SIZE-1 downto 0);
new_magnitude_weights : in custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
51
52
53
               new_phase_weights
                                         : in custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
                                         : in custom_fp_array(FREQ_DIM-1 downto 0);
: in custom_fp_array(FREQ_DIM-1 downto 0);
               new_phasor_magnitude
54
55
               new_phasor_phase
                                         : in std logic vector(13 downto 0);
56
               new model id
                                               : out std_logic;
               math_start
57
58
               math_polynomial_features
                                               : out custom_fp_array(POLY_DIM-1 downto 0);
                                               : out std_logic_vector(FP_SIZE-1 downto 0);
59
               math_extra_feature
60
               math_phase_weights
                                               : out custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
                                               : out custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
61
               math_magnitude_weights
                                               : out std_logic_vector(FP_SIZE-1 downto 0);
: out std_logic_vector(FP_SIZE-1 downto 0);
62
               math_phasor_magnitude
               math_phasor_phase
63
               math_result_phasor_magnitude : in std_logic_vector(FP_SIZE-1 downto 0);
64
               math_result_phasor_phase
65
                                             :
                                                 in std_logic_vector(FP_SIZE-1 downto 0);
               math_valid
                                               : in std_logic;
66
67
               gen_frequencies
                                               : out custom_fp_array_32_bit(FREQ_DIM-1 downto 0);
                                               : out custom_fp_array(FREQ_DIM-1 downto 0);
               gen_phasor_magnitudes
68
                                               : out custom_fp_array(FREQ_DIM-1 downto 0);
               gen_phasor_phases
69
70
               bin_update
                                               : out std_logic;
71
               bin_extra_feature
                                               : out std_logic_vector(FP_SIZE-1 downto 0);
               bin_model_id
                                               : out std_logic_vector(13 downto 0)
72
           );
73
      end component;
74
75
```

component Multiple\_time\_signal\_generation is

77 port ( clk : in std\_logic; 78 reset : in std\_logic; 79 input\_valid : in std\_logic; 80 Control\_Phase : in custom\_fp\_array(NUM\_FREQS-1 downto 0); Control\_Gain : in custom\_fp\_array(NUM\_FREQS-1 downto 0); phase\_increase : in custom\_fp\_array\_32\_bit(NUM\_FREQS-1 downto 0); 81 82 83 DAC\_IN : out std\_logic\_vector(15 downto 0) 84 85 ); end component; 86 87 88 component Phasor\_Calc\_Toplevel port ( 89 clk : in std\_logic; 90 91 reset : in std\_logic; input\_Phasor\_calc\_valid: in std\_logic; 92 input\_features : in custom\_fp\_array((POLY\_DIM-1) downto 0); extra\_feature\_value : in std\_logic\_vector(FP\_SIZE-1 downto 0); 93 94 weights\_gain : in custom\_fp\_array(POLY\_DIM\*EXTRA\_DIM-1 downto 0); 95 weights\_phase : in custom\_fp\_array(POLY\_DIM\*EXTRA\_DIM-1 downto 0); 96 : in std\_logic\_vector(FP\_SIZE-1 downto 0); 97 input\_Phase input\_Gain : in std\_logic\_vector(FP\_SIZE-1 downto 0); 98 Control\_Phase : out std\_logic\_vector(FP\_SIZE-1 downto 0); Control\_Gain : out std\_logic\_vector(FP\_SIZE-1 downto 0); 99 100 101 Control\_Phasor\_valid : out std\_logic 102 ); end component; 103 104 - ctrl signals 105 signal reset : std\_logic; 106 107 signal new\_frequencies : custom\_fp\_array\_32\_bit(FREQ\_DIM-1 downto 0); : std\_logic; 108 signal new\_update signal new\_polynomial\_features : custom\_fp\_array\_2D(FREQ\_DIM-1 downto 0, POLY\_DIM-1 downto 0); 109 110 signal new\_extra\_feature : std\_logic\_vector(FP\_SIZE-1 downto 0); 111 signal new\_magnitude\_weights : custom\_fp\_array((EXTRA\_DIM\*POLY\_DIM)-1 downto 0); signal new\_phase\_weights : custom\_fp\_array((EXTRA\_DIM\*POLY\_DIM)-1 downto 0); 112 113 signal new\_phasor\_magnitude : custom\_fp\_array(FREQ\_DIM-1 downto 0); : custom\_fp\_array(FREQ\_DIM-1 downto 0); : std\_logic\_vector(13 downto 0); 114 signal new\_phasor\_phase signal new model id 115 signal math\_start : std\_logic; 116 signal math\_polynomial\_features : custom\_fp\_array(POLY\_DIM-1 downto 0); 117 118 signal math\_extra\_feature : std\_logic\_vector(FP\_SIZE-1 downto 0); 119 signal math\_phase\_weights : custom\_fp\_array((EXTRA\_DIM\*POLY\_DIM)-1 downto 0); signal math\_magnitude\_weights : custom\_fp\_array((EXTRA\_DIM\*POLY\_DIM)-1 downto 0); 120 signal math\_phasor\_magnitude : std\_logic\_vector(FP\_SIZE-1 downto 0); 121 signal math\_phasor\_phase : std\_logic\_vector(FP\_SIZE-1 downto 0); 122 **signal** math\_result\_phasor\_magnitude : std\_logic\_vector(FP\_SIZE-1 downto 0); 123 signal math\_result\_phasor\_phase : std\_logic\_vector(FP\_SIZE-1 downto 0); 124 125 signal math\_valid : std\_logic; : custom\_fp\_array\_32\_bit(FREQ\_DIM-1 downto 0); 126 signal gen\_frequencies : custom\_fp\_array(FREQ\_DIM-1 downto 0); signal gen\_phasor\_magnitudes 127 signal gen\_phasor\_phases : custom\_fp\_array(FREQ\_DIM-1 downto 0); 128 signal bin\_update : std\_logic; 129 signal bin\_extra\_feature : std\_logic\_vector(FP\_SIZE-1 downto 0); 130 131 signal bin\_model\_id : std\_logic\_vector(13 downto 0); 132 constant clock\_period: time := 10 ns; constant bit\_period : time := ((1.0 / real(115200)) \* real(1e9)) \* 1 ns; 133 134 135 signal stop\_the\_clock : boolean; 136 137 -- comm signals signal transmit\_data: std\_logic\_vector(7 downto 0); 138 signal amplitude\_estimate: std\_logic\_vector(FP\_SIZE-1 downto 0); 139 140 141 142 begin 143 144 reset <= NOT(rst\_n);</pre> 145 - Insert values for generic parameters !! 146 comm: uart\_communication generic map ( baud => 115200. 147 => 10000000) clock\_frequency 148 => clk, 149 port map ( clk 150 rst\_n => rst\_n 151 uart\_tx => uart\_tx, => uart\_rx, 152 uart\_rx => led, led 153 154 frequencies => new\_frequencies, => new\_update, 155 update 156 polynomial\_features => new\_polynomial\_features,

157		extra_feature =	> new_extra_feature,		
158		magnitude_weights =	> new_magnitude_weights,		
159		phase_weights =	> new_phase_weights,		
160		phasor_magnitude =	> new_phasor_magnitude,		
161		phasor_phase =	> new_phasor_phase,		
162		model_id =	> new_model_id,		
163		amplitude_estimate =	> amplitude_estimate );		
164					
165	ctrl: control_module port map (c	lk	=> clk,		
166	r	eset	=> reset,		
167	n	ew_frequencies	<pre>=&gt; new_frequencies,</pre>		
168	n	ew_update	<pre>=&gt; new_update,</pre>		
169	n	ew_polynomial_features	=> new_polynomial_features,		
170	n	ew_extra_feature	<pre>=&gt; new_extra_feature,</pre>		
171	n	ew_magnitude_weights	=> new_magnitude_weights,		
172	n	ew_phase_weights	=> new_phase_weights,		
173	n	ew_phasor_magnitude	=> new_phasor_magnitude,		
174	n	ew_phasor_phase	<pre>=&gt; new_phasor_phase,</pre>		
175	n	ew_model_id	<pre>=&gt; new_model_id,</pre>		
176	m	ath_start	<pre>=&gt; math_start,</pre>		
177	m	ath_polynomial_features	<pre>=&gt; math_polynomial_features,</pre>		
178	m	ath_extra_feature	<pre>=&gt; math_extra_feature,</pre>		
179	m	ath_phase_weights	<pre>=&gt; math_phase_weights,</pre>		
180	m	ath_magnitude_weights	<pre>=&gt; math_magnitude_weights,</pre>		
181	m	ath_phasor_magnitude	<pre>=&gt; math_phasor_magnitude,</pre>		
182	m	ath_phasor_phase	<pre>=&gt; math_phasor_phase,</pre>		
183	m	ath_result_phasor_magnitude	<pre>=&gt; math_result_phasor_magnitude,</pre>		
184	m	ath_result_phasor_phase	<pre>=&gt; math_result_phasor_phase,</pre>		
185	m	ath_valid	<pre>=&gt; math_valid,</pre>		
186	g	en_frequencies	<pre>=&gt; gen_frequencies,</pre>		
187	g	en_phasor_magnitudes	=> gen_phasor_magnitudes,		
188	g	en_phasor_phases	<pre>=&gt; gen_phasor_phases,</pre>		
189	b	in_update	=> bin_update,		
190	b	in_extra_feature	<pre>=&gt; bin_extra_feature,</pre>		
191	b	in_model_id	<pre>=&gt; bin_model_id);</pre>		
192					
193	siggen: Multiple_time_signal_gen	eration			
194	port map(				
195	clk => clk,				
196	reset => reset,				
197	input_valid => '1',				
198	Control_Phase => gen_phasor_phases,				
199	Control_Gain => gen_phasor_magnitudes,				
200	phase_increase => gen_frequencies,				
201	DAC_IN => DAC_IN);				
202					
203	math: Phasor_Calc_Toplevel port :	map (			
204	clk	=> clk,			
205	reset	=> reset,			
206	input_Phasor_calc_valid	=> math_start,			
207	input_features	=> math_polynomial_feature	s,		
208	extra_feature_value	<pre>=&gt; math_extra_feature,</pre>			
209	weights_gain	=> math_magnitude_weights,			
210	weights_phase	<pre>=&gt; math_phase_weights,</pre>			
211	input_Phase	<pre>=&gt; math_phasor_phase,</pre>			
212	input_Gain	<pre>=&gt; math_phasor_magnitude,</pre>			
213	Control_Phase	=> math_result_phasor_phas	e,		
214	Control_Gain	=> math_result_phasor_magn	itude,		
215	Control_Phasor_valid	<pre>=&gt; math_valid);</pre>			
216					
217					

218 end behavioral;

#### B.9 System Phasor Calc [VHDL]

```
1
     -- SYSTEM PHASOR CALCULATION
 2
    library IEEE;
 4
    use IEEE.STD LOGIC 1164.ALL;
 5
    use IEEE.NUMERIC_STD.ALL;
6
    use work.my_types_pkg.all;
use ieee.math_real.all;
 8
10
     entity System_Phasor_Calc is
11
     port (
         clk : in std_logic;
12
         reset : in std_logic;
13
         input_ready : in std_logic;
14
                 in_features
                                 : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
15
              weights_gain : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
16
17
              weights_phase : in custom_fp_array(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0);
                System_phase : out std_logic_vector(FP_SIZE-1 downto 0);
System_gain : out std_logic_vector(FP_SIZE-1 downto 0);
18
19
                output_phasorcalc_ready : out std_logic);
20
     end System_Phasor_Calc;
21
22
23
     architecture Behavioral of System_Phasor_Calc is
24
     component Vector_Vector_Scalar_multiplier is
25
26
27
         port (
         clk : in std_logic;
28
29
          reset : in std_logic;
         30
31
32
33
                 output_scalar_mult: out std_logic_vector(FP_SIZE-1 downto 0);
34
                 output_scalar_mult_valid : out std_logic
35
           );
36
     end component Vector_Vector_Scalar_multiplier;
37
     signal input_scalar_mult_valid : std_logic;
38
    signal input_mult_vect_a : custom_fp_array(VECTOR_WIDTH -1 downto 0);
signal input_mult_vect_b : custom_fp_array(VECTOR_WIDTH -1 downto 0);
39
40
41
     signal output_scalar_mult: std_logic_vector(FP_SIZE-1 downto 0);
42
     signal output_scalar_mult_valid : std_logic;
43
     signal phase sum, gain sum: std logic vector (FP SIZE-1 downto 0);
44
    type state is (start, calc_gain,gain_done, calc_phase,phase_done, done);
signal current_state : state ;
45
46
     signal next_state : state;
47
48
     signal count : unsigned(4 downto 0);
49
50
51
    begin
52
     update_state: process (clk, reset, input_ready)
53
54
       begin
       if(reset='1' or input_ready ='0') then
55
56
           current_state <= start;</pre>
57
58
       else
               if rising_edge(clk) then
59
60
                        current_state <= next_state;</pre>
                        if(current_state /= phase_done) then
count <= count + 1;</pre>
61
62
                        end if;
63
                end if;
64
       end if;
65
       end process update_state;
66
67
68
       execute state: process (reset, current state, count, in features, weights gain, weights phase,
69
        output_scalar_mult_valid)
     \hookrightarrow
70
       begin
71
        case (current_state) is
72
                                 when start =>
     input_mult_vect_a(VECTOR_WIDTH-1 downto

→ INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE) <= (others => (others => '0'));

input_mult_vect_b(VECTOR_WIDTH-1 downto INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE) <=</pre>
73
74
     \hookrightarrow
          (others => (others => '0'));
```

```
56
```

```
count <= (others=>'0');
75
                         gain_sum <= (others=>'0');
76
77
                         phase_sum <= (others=>'0');
                         input_scalar_mult_valid <= '0';</pre>
78
79
                         next_state <= calc_gain;</pre>
                         output_phasorcalc_ready <= '0';
System_phase<=(others=>'0');
80
81
                         System_gain<=(others=>'0');
82
                              when calc_gain =>
83
                                    input_mult_vect_a (INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto
84
      ↔ 0) <=in_features;</p>
85
                                  input_mult_vect_b(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto
      → 0) <=weights_gain;</p>
                         input_scalar_mult_valid <= '1';</pre>
86
                         if(output_scalar_mult_valid = '0')then
87
                             next_state <= calc_gain;</pre>
88
89
                         else
90
                             next_state <=gain_done;</pre>
                         end if;
91
                         output_phasorcalc_ready <= '0';
System_phase<=(others=>'0');
92
93
                         System_gain<=(others=>'0');
94
                    when gain_done =>
95
96
                              gain_sum <= output_scalar_mult;</pre>
                         input_scalar_mult_valid <= '0';
if(output_scalar_mult_valid = '1')then</pre>
97
98
                             next_state <= gain_done;</pre>
99
100
                         else
                             next_state <=calc_phase;</pre>
101
102
                         end if;
103
                    when calc_phase =>
                         input_mult_vect_a(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto 0)<=in_features;</pre>
104
                               input_mult_vect_b(INPUT_FEATURE_LENGTH*ORDER_EXTRA_FEATURE-1 downto
105
      ↔ 0) <=weights_phase;</p>
106
                          input_scalar_mult_valid <= '1';</pre>
107
                         if(output_scalar_mult_valid = '0')then
108
109
                             next_state <= calc_phase;</pre>
                         else
110
                             next_state <=phase_done;</pre>
111
                         end if;
112
113
                         output_phasorcalc_ready <= '0';</pre>
114
115
                    when phase done =>
116
                         phase_sum <= output_scalar_mult;</pre>
117
                         input_scalar_mult_valid <=
118
                                                          '1';
                         next_state <=done;</pre>
119
                         output_phasorcalc_ready <= '0';
System_phase<=(others=>'0');
System_gain<=(others=>'0');
120
121
122
                    when done =>
123
124
                         input_scalar_mult_valid <= '0';</pre>
125
126
                         next_state <=done;</pre>
                         output_phasorcalc_ready <= '1';</pre>
127
128
                         System phase <= phase sum;
                         System_gain<=gain_sum;
129
130
                                  when others =>
                                            System_phase<=(others=>'0');
131
132
                              System_gain<=(others=>'0');
133
134
                         end case;
                         end process execute_state;
135
136
     multiplier_feat_weight: Vector_Vector_Scalar_multiplier
137
                        port map(
138
139
          clk =>clk,
          reset => reset.
140
          input_scalar_mult_valid=>input_scalar_mult_valid,
141
                  input_mult_vect_a=>input_mult_vect_a,
142
               input_mult_vect_b=>input_mult_vect_b,
143
                  output_scalar_mult=>output_scalar_mult,
144
145
                  output_scalar_mult_valid=>output_scalar_mult_valid
146
             ):
147
     end Behavioral;
148
149
150
```

#### B.10 Time Signal Generation [VHDL]

```
1
     -- TIME SIGNAL GENERATION
2
4
    library IEEE;
    use IEEE.STD_LOGIC 1164.ALL:
5
    use work.my_types_pkg.all;
6
    entity Time_Signal_Generation is
8
9
    port (
10
        clk : in std_logic;
               reset : in std_logic;
11
               input_valid : in std_logic;
12
                                : in std_logic_vector(FP_SIZE-1 downto 0); --16 bit float that represents
               Control Phase
13

→ phase increase

14
               Control_Gain : in std_logic_vector(FP_SIZE-1 downto 0); --16 bit float turns into 16 bit
       signed
               phase_increase : in std_logic_vector(31 downto 0); -- 32 bit unsigned represents phase
15

→ increase wehre 2^32 is 2*pi

16
         single_freq_sig : out std_logic_vector(15 downto 0);
17
         time_sig_valid: out std_logic
18
19
               );end Time_Signal_Generation;
20
    architecture Behavioral of Time_Signal_Generation is
21
22
    component Map_inputs_DDS is
23
24
    port (
25
        clk: in std_logic;
26
         input_Map_inputs_DDS_valid : in std_logic;
               Control_Phase : in std_logic_vector(FP_SIZE-1 downto 0);
Control_Gain : in std_logic_vector(FP_SIZE-1 downto 0);
27
28
               DDS_Phase: out std_logic_vector(31 downto 0);
29
               DDS_Gain : out std_logic_vector(15 downto 0);
30
               output_Map_inputs_DDS_valid: out std_logic
31
32
               );
33
    end component;
34
35
    component dds_compiler_0
      Port (
36
        aclk : in STD_LOGIC;
37
38
         s_axis_phase_tvalid : in STD_LOGIC;
         <code>s_axis_phase_tdata</code> : in <code>STD_LOGIC_VECTOR</code> ( 63 downto 0 );
39
        m_axis_data_tvalid : out STD LOGIC:
40
        m_axis_data_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
41
42
      );
43
      end component;
44
45
      component floating_point_mult_32_bit is
46
      Port (
        s_axis_a_tvalid : in STD_LOGIC;
47
         s_axis_a_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
48
         s_axis_b_tvalid : in STD_LOGIC;
49
50
         s_axis_b_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
         m_axis_result_tvalid : out STD_LOGIC;
51
        <code>m_axis_result_tdata</code> : out STD_LOGIC_VECTOR ( 31 downto 0 )
52
53
      );
    end component;
54
55
    component fp_mult_16_bit is
56
57
      Port (
        s_axis_a_tvalid : in STD_LOGIC;
58
         s_axis_a_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
59
         s_axis_b_tvalid : in STD_LOGIC;
60
         s_axis_b_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
61
         m_axis_result_tvalid : out STD_LOGIC;
62
63
        m_axis_result_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
64
      );
65
    end component;
66
67
68
    component X_X_Multiplier is
69
        Port (
        A : in STD_LOGIC_VECTOR ( 15 downto 0 );
B : in STD_LOGIC_VECTOR ( 15 downto 0 );
70
71
        P : out STD_LOGIC_VECTOR ( 15 downto 0 )
72
      );
73
```

```
74
     end component;
75
76
77
      signal config_data : STD_LOGIC_VECTOR ( 64-1 downto 0 );
     signal DDS_Phase: STD_LOGIC_VECTOR(31 downto 0);
signal DDS_Gain: std_logic_vector(15 downto 0);
78
79
      signal output_Map_inputs_DDS_valid, DDS_output_valid, DDS_output_valid_delayed: std_logic;
80
     signal single_freq_sig_temp, DDS_output: std_logic_vector(15 downto 0);
signal DDS_Phase_padded: std_logic_vector(31 downto 0);
81
82
83
     signal DDS_output_padded: std_logic_vector(15 downto 0);
84
85
     begin
86
     map_inputs_dds1: Map_inputs_DDS port map(
87
88
          clk => clk,
           input_Map_inputs_DDS_valid => input_valid,
89
                  Control_Phase => Control_Phase,
Control_Gain => Control_Gain,
90
91
                  DDS_Phase => DDS_Phase,
DDS_Gain => DDS_Gain,
92
93
94
                  output_Map_inputs_DDS_valid => output_Map_inputs_DDS_valid
95
                  );
96
97
                  DDS_Phase_padded <= DDS_Phase;
                  config_data(31 downto 0) <= phase_increase;
config_data(63 downto 32) <= DDS_Phase_padded;</pre>
98
99
100
101
     Attach_DDS: dds_compiler_0 Port map (
102
          aclk =>clk,
103
           s_axis_phase_tvalid =>output_Map_inputs_DDS_valid,
          s_axis_phase_tdata => config_data,
m_axis_data_tvalid => DDS_output_valid,
104
105
          m_axis_data_tdata =>DDS_output_padded
106
107
        );
108
109
        DDS_output <= DDS_output_padded(15 downto 0);</pre>
110
     multiply_with_gain: X_X_Multiplier
Port map(
111
112
113
114
           A => DDS_output,
115
          B => DDS_gain,
116
          P => single_freq_sig_temp
        );
117
118
     DAC_out_validator: process(clk)
119
120
     begin
121
           if(rising_edge(clk)) then
122
           DDS_output_valid_delayed <= DDS_output_valid;</pre>
           time_sig_valid <=DDS_output_valid_delayed;</pre>
123
           single_freq_sig <= single_freq_sig_temp;</pre>
124
           end if;
125
     end process;
126
127
128
     end Behavioral;
129
```

## B.11 UART Communication [VHDL]

```
1
     -- UART COMMUNICATION
2
    -- NOT IMPLEMENTED:
3
         -- Flexible FP_SIZE that isn't a multiple of 8
4
5
         -- Timeout to return to WAIT RX CMD state (watchdog)?
6
    library ieee;
7
8
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
9
10
    use work.my_types_pkg.all;
11
    entity uart_communication is
12
        generic (
13
                                   : positive := 115200;
14
             baud
15
             clock_frequency
                                  : positive := 100000000
16
        );
        port (
17
             clk
                                   : in std logic;
18
                                   : in std_logic;
             rst_n
19
20
             -- Connections to UART pins
21
22
             uart_tx
                                  : out std_logic;
23
             uart_rx
                                  : in std_logic;
24
                Connections to LEDs
25
            led
                                  : out std_logic_vector(7 downto 0);
26
27
              -- Connections to Control Module
28
                            : out custom_fp_array_32_bit(FREQ_DIM-1 downto 0);
29
             frequencies
30
             update
                                   : out std_logic;
             polynomial_features : out custom_fp_array_2D(FREQ_DIM-1 downto 0, POLY_DIM-1 downto 0);
31
             extra_feature
                                  : out std_logic_vector(FP_SIZE-1 downto 0);
32
             magnitude_weights
                                  : out custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
33
             phase_weights : out custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
phasor_phase : out custom_fp_array(FREQ_DIM-1 downto 0);
34
35
36
                                  : out std_logic_vector(13 downto 0);
37
             model_id
38
39
                Connections to Pre-processing Module
             amplitude_estimate : in std_logic_vector(FP_SIZE-1 downto 0)
40
41
         );
42
    end uart_communication;
43
    architecture rtl of uart_communication is
44
        component uart is
45
46
             generic (
                                  : positive;
47
                 baud
                 clock_frequency : positive
48
49
             );
             port (
50
                    general
51
                 clk
                                       : in std_logic;
52
53
                 reset
                                       : in std_logic;
54
                 data_stream_in
                                       : in std_logic_vector(7 downto 0);
                 data_stream_in_stb : in std_logic;
55
                 data_stream_in_ack : out std_logic := '0';
56
                                       : out std_logic_vector(7 downto 0);
                 data_stream_out
57
                 data_stream_out_stb : out std_logic;
58
                                      : out std_logic;
59
                 tx
60
                                       : in std_logic
                 rx
61
             );
         end component;
62
63
         -- UART Signals
64
65
         signal tx_data
                              : std_logic_vector(7 downto 0);
66
         signal tx_data_stb : std_logic;
         signal tx_data_ack : std_logic := '0';
67
                              : std_logic_vector(7 downto 0);
68
         signal rx_data
         signal rx_data_stb : std_logic;
69
70
71
         -- Control Module Signals
         signal reg_frequencies
                                          : custom_fp_array_32_bit(FREQ_DIM-1 downto 0);
72
73
         signal reg_update
                                          : std_logic;
         signal reg_polynomial_features : custom_fp_array_2D(FREQ_DIM-1 downto 0, POLY_DIM-1 downto 0);
74
        signal reg_extra_feature : std_logic_vector(FP_SIZE-1 downto 0);
signal reg_magnitude_weights : custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
75
76
```

```
: custom_fp_array((EXTRA_DIM*POLY_DIM)-1 downto 0);
77
         signal reg_phase_weights
                                           : custom_fp_array(FREQ_DIM-1 downto 0);
         signal reg_phasor_magnitude
78
         signal reg_phasor_phase
                                           : custom_fp_array(FREQ_DIM-1 downto 0);
79
         signal reg_model_id
                                           : std_logic_vector(15 downto 0);
80
81
         signal amplitude_estimate :
"01001000011001010111100100001010";
                                               : std_logic_vector(FP_SIZE-1 downto 0):=
82
     \hookrightarrow
         constant FP_DATA_BYTES : integer := (FP_SIZE + 8 - 1) / 8;
83
         signal count_byte : integer range 0 to 4;
84
         signal original_count_byte : integer range 0 to 4;
85
86
         signal count_index : integer;
87
         signal original_count_index : integer;
         signal count2 index : integer;
88
         type param_types is (PARAM_FREQUENCIES, PARAM_POLYNOMIAL_FEATURES, PARAM_EXTRA_FEATURE,
89
                               PARAM_MAGNITUDE_WEIGHTS, PARAM_PHASE_WEIGHTS, PARAM_PHASOR_MAGNITUDE,
90

↔ PARAM_PHASOR_PHASE, PARAM_MODEL_ID, NONE);

91
         signal parameter : param_types;
92
         type state_types is (WAIT_RX_CMD, RX_PARAM, SEND_UPDATE, TX_AMPLITUDE, RX_LED);
93
         signal state : state_types;
94
95
96
     begin
          -- Connect uart componenet
97
98
         uart_component : uart
99
         generic map(
100
             baud
                                   => baud,
             clock frequency
                                   => clock_frequency
101
102
         port map(
103
104
             -- general
             clk
105
                                   => clk.
                                   => '0'
             reset
106
             data_stream_in
                                   => tx_data,
107
108
             data_stream_in_stb => tx_data_stb,
109
              data_stream_in_ack => tx_data_ack,
110
             data_stream_out
                                   => rx_data,
111
             data_stream_out_stb => rx_data_stb,
                                   => uart_tx,
112
             tх
                                   => uart_rx
113
             rx
114
         );
115
116
         receive : process(clk)
117
         begin
             if rst_n = '0' then
118
                  -- Initial values
119
                  state <= WAIT_RX_CMD;</pre>
120
                                                <= (others => (others => '0'));
121
                  reg_frequencies
                  reg_update
                                                <= '0';
122
123
                  reg_polynomial_features
                                                <= (others => (others => '0')));
                                                <= (others => '0');
<= (others => (others => '0'));
124
                  reg_extra_feature
                  reg_magnitude_weights
125
                  reg_phase_weights
                                                <= (others => (others => '0'));
126
                                                <= (others => (others => '0'));
127
                  reg_phasor_magnitude
                                                <= (others => (others => '0'));
<= (others => '0');
                  reg_phasor_phase
128
129
                  reg_model_id
                                                <= 0;
130
                  count index
                                                <= 0:
131
                  original_count_index
                  count2_index
                                                <= 0;
132
133
                  count_byte
                                                <= 0;
                  parameter
                                                <= NONE;
134
135
                  led
                                                <= (others => '0');
136
137
             elsif rising_edge(clk) then
                   -- Default values
138
                  state <= state;</pre>
139
140
                  reg_frequencies
                                                 <= reg_frequencies;
                  reg_update
                                                <= '0';
141
142
                  reg_polynomial_features
                                                <= reg_polynomial_features;
143
                  reg_extra_feature
                                                <= reg_extra_feature;
                  reg_magnitude_weights
                                                <= reg magnitude weights;
144
                  reg_phase_weights
                                                <= reg_phase_weights;
145
                  reg_phasor_magnitude
                                                <= reg_phasor_magnitude;
146
                  reg_phasor_phase
                                                <= reg_phasor_phase;
147
148
                  reg_model_id
                                                <= reg_model_id;
                                                <= 0;
149
                  count index
                  original_count_index
                                                <= 0:
150
                  count2_index
                                                <= 0;
151
                  count_byte
                                                <= 0;
152
                  parameter
                                                <= NONE;
153
154
                  case state is
```

```
when WAIT RX CMD =>
155
                             if rx_data_stb = '1' then -- If CMD available
156
                                  count_byte <= FP_DATA_BYTES;</pre>
157
                                  original_count_byte <= FP_DATA_BYTES;</pre>
158
159
                                  count2_index <= 1;</pre>
                                       when "01100001" => -- CMD: RX_LED
                                  case rx_data is
160
                                                                                                      [ascii: a]
161
                                       state <= RX_LED;
when "01100010" => -- CMD: TX_AMPLITUDE
state <= TX_AMPLITUDE;</pre>
162
                                                                                                      [ascii: b]
163
164
                                       when "01100011" => -- CMD: RX frequencies
    parameter <= PARAM_FREQUENCIES;</pre>
165
                                                                                                     [ascii: c]
166
                                            count index <= FREO DIM:
167
                                            original_count_index <= FREQ_DIM;</pre>
168
                                            count_byte <= 4;
169
                                            original_count_byte <= 4;
170
                                       state <= RX_PARAM;
when "01100100" => -- CMD: RX polynomial_features [ascii: d]
171
172
                                            parameter <= PARAM_POLYNOMIAL_FEATURES;</pre>
173
                                            count_index <= POLY_DIM;</pre>
174
                                            original_count_index <= POLY_DIM;</pre>
175
                                            count2_index <= FREQ_DIM;</pre>
176
                                       state <= RX_PARAM;
when "01100101" => -- CMD: RX extra_feature
parameter <= PARAM_EXTRA_FEATURE;</pre>
177
178
                                                                                                   [ascii: e]
179
180
                                            count index <= 1;
                                            original_count_index <= 1;</pre>
181
182
                                            state <= RX_PARAM;
                                       when "01100110" => -- CMD: RX magnitude_weights
                                                                                                      [ascii: f]
183
                                            parameter <= PARAM_MAGNITUDE_WEIGHTS;</pre>
184
                                            count_index <= EXTRA_DIM*POLY_DIM;
original_count_index <= EXTRA_DIM*POLY_DIM;</pre>
185
186
                                            state <= RX_PARAM;
187
                                       when "01100111" => -- CMD: RX phase_weights
                                                                                                    [ascii: g]
188
                                           parameter <= PARAM_PHASE_WEIGHTS;
189
190
                                            count_index <= EXTRA_DIM*POLY_DIM;</pre>
191
                                            original_count_index <= EXTRA_DIM*POLY_DIM;</pre>
                                       state <= RX_PARAM;
when "01101000" => -- CMD: RX phasor_magnitude
192
                                                                                                    [ascii: h]
193
                                           parameter <= PARAM_PHASOR_MAGNITUDE;
194
                                            count_index <= FREQ_DIM;</pre>
195
196
                                            original_count_index <= FREQ_DIM;</pre>
                                       state <= RX_PARAM;
when "01101001" => -- CMD: RX phasor_phase
197
                                                                                                    [ascii: i]
198
                                            parameter <= PARAM_PHASOR_PHASE;
199
                                            count_index <= FREQ_DIM;</pre>
200
                                            original_count_index <= FREQ_DIM;</pre>
201
                                            state <= RX_PARAM;</pre>
202
                                       when "01101010" => -- CMD: RX model_id
    parameter <= PARAM_MODEL_ID;</pre>
203
                                                                                                    [ascii: j]
204
                                            count_index <= 1;</pre>
205
                                            original_count_index <= 1;</pre>
206
207
                                            count_byte <= 2;</pre>
                                            original_count_byte <= 2;</pre>
208
                                       state <= RX_PARAM;
when "01101011" => -- CMD: Update Model
209
210
                                                                                                    [ascii: k]
                                           state <= SEND_UPDATE;</pre>
211
                                       when others =>
                                                             -- Else keep for another CMD
212
213
                                           state <= WAIT_RX_CMD;</pre>
                                  end case;
214
215
                              else
                                  state <= WAIT_RX_CMD;</pre>
216
                             end if;
217
218
                         when RX_PARAM =>
219
                             _
count_index
220
                                                          <= count_index;
                              original_count_index
                                                        <= original_count_index;
221
                             count2_index
222
                                                          <= count2_index;
                                                          <= count_byte;
223
                              count_byte
                                                          <= original count byte;
                             original_count_byte
224
                                                          <= parameter;
225
                             parameter
                              if count2_index > 0 then
226
                                  if count_index > 0 then
227
228
                                       if count_byte > 0 then
    if rx_data_stb = '1' then
229
                                                case parameter is
230
                                                     when PARAM_FREQUENCIES =>
231
                                                          reg_frequencies(count_index-1)(((count_byte*8)-1) downto
232
      233
                                                     when PARAM_POLYNOMIAL_FEATURES =>
```

```
reg_polynomial_features(count2_index-1,
234
     ↔ count_index-1)(((count_byte*8)-1) downto ((count_byte-1)*8)) <= rx_data;
                                                  when PARAM_EXTRA_FEATURE =>
235
                                                      reg_extra_feature(((count_byte*8)-1) downto
236
         ((count_byte-1) *8)) <= rx_data;
                                                  when PARAM_MAGNITUDE_WEIGHTS =>
237
                                                      reg_magnitude_weights(count_index-1)(((count_byte*8)-1)
238
         downto ((count byte-1) * 8)) <= rx data;</pre>
     \hookrightarrow
                                                  when PARAM_PHASE_WEIGHTS =>
239
                                                      reg_phase_weights(count_index-1)((count_byte*8)-1)
240
         downto ((count_byte-1) *8)) <= rx_data;</pre>
241
                                                  when PARAM_PHASOR_MAGNITUDE =>
                                                      242
         downto ((count_byte-1) *8)) <= rx_data;</pre>
     \rightarrow
243
                                                  when PARAM_PHASOR_PHASE =>
                                                      reg_phasor_phase(count_index-1)(((count_byte*8)-1) downto
244
         ((count_byte-1) *8)) <= rx_data;
245
                                                  when PARAM_MODEL_ID =>
246
                                                      reg_model_id(((count_byte*8)-1) downto
         ((count byte-1) *8)) <= rx data;
     \hookrightarrow
247
                                                  when NONE =>
                                                     state <= WAIT_RX_CMD;</pre>
248
249
                                             end case;
250
                                             count_byte <= count_byte - 1;</pre>
                                              state <= RX_PARAM;</pre>
251
252
                                         end if;
253
                                    else
254
                                         count_index <= count_index - 1;</pre>
                                         count_byte <= original_count_byte;</pre>
255
256
                                    end if;
257
                                else
                                    count2 index <= count2 index - 1;</pre>
258
                                    count_index <= original_count_index;</pre>
259
                                    count_byte <= original_count_byte;</pre>
260
261
                                end if;
262
                           else
263
                               state <= WAIT_RX_CMD;</pre>
                           end if:
264
265
                       when SEND_UPDATE =>
                                                 -- Send signal to Control Module to update model parameters
266
                           reg_update <= '1';</pre>
267
268
                           state <= WAIT_RX_CMD;</pre>
269
                       when TX_AMPLITUDE =>
                                                  -- Send amplitude estimation over UART
270
                       if count byte > 0 then
271
                           tx_data_stb <= '1'; -- Request TX</pre>
272
                           tx_data <= amplitude_estimate(((count_byte*8) -1) downto ((count_byte-1)*8)); --</pre>
273
     → Send sections of data 1 byte at a time
if tx_data_ack = '1' then -- If TX ack received
274
                               count_byte <= count_byte - 1;</pre>
275
                                tx_data_stb <= '0';</pre>
276
                           end if;
277
                           state <= TX_AMPLITUDE;</pre>
278
279
                       else
280
                           state <= WAIT_RX_CMD;</pre>
                       end if;
281
282
                       when RX_LED =>
283
284
                           if rx_data_stb = '1' then
                                                          -- If value available
                                led <= rx_data;</pre>
                                                           -- Set LEDs
285
286
                                state <= WAIT_RX_CMD;</pre>
287
                           else
288
                               state <= RX LED;
                           end if;
289
290
291
                  end case;
              end if;
292
293
         end process;
294
         frequencies
                                <= reg_frequencies;
295
                                <= reg_update;
         update
296
         polynomial_features <= reg_polynomial_features;</pre>
297
          extra_feature
                                <= reg_extra_feature;
298
299
         magnitude_weights
                                <= reg_magnitude_weights;
300
         phase_weights
                                <= reg_phase_weights;
         phasor_magnitude
                               <= reg_phasor_magnitude;
301
                                <= reg_phasor_phase;
302
         phasor_phase
                                <= reg_model_id(13 downto 0);
          model_id
303
304
     end rtl;
305
```

#### B.12 USB Communication

```
1
     -- USB COMMUNICATION
2
4
    library IEEE;
    use IEEE.STD_LOGIC 1164.ALL:
5
    use IEEE.Numeric_Std.all;
6
    entity usb_communication is
 8
                                : in std_logic; -- System clk
: in std_logic; -- System rst
: in std_logic_vector(15 downto 0);
                            : in std_logic;
9
       port ( clk
10
                  rst n
                                : in std_logic;
                                                                               -- Data sent to output fifo
11
                  usb_data
                                                   -- Valid signal for input data
-- Buffer is full, no data can be written
                  usb write
                               : in std logic;
12
                               : out std_logic;
                  usb full
13
                                : in std_logic;
                                                       -- FT600 clk
14
                   ft_clk
15
                  ft_data
                                : out std_logic_vector(15 downto 0);
                                                                              -- Data sent to FT600
                                : out std_logic; -- FT600 write flag (1 = inactive, 0 = write)
: out std_logic; -- FT600 read flag (1 = inactive, 0 = read)
: out std_logic_vector(1 downto 0); -- FT600 byte enable (1 = valid)
                   ft_wr_n
16
17
                  ft_rd_n
18
                  ft be
                                                     -- FT600 output enable (1 = FPGA outputs data, 0 = FT600
                  ft_oe_n
                                : out std_logic;
19
     ↔ outputs data)
                                : in std_logic); -- FT600 Transmit FIFO Empty (1 = FIFO full, 0 = Space
20
                  ft_txe_n
    ↔ available)
21
22
    end usb communication;
23
    architecture Behavioral of usb_communication is
24
25
         component fifo_generator_1 is
26
             port ( rst
                               : IN STD_LOGIC;
27
                       wr clk
                                : IN STD LOGIC;
28
                       rd_clk : IN STD_LOGIC;
                                : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
29
                       din
                                : IN STD_LOGIC;
                       wr en
30
                                : IN STD_LOGIC;
31
                       rd_en
                       dout
                                : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
32
                       full
                                : OUT STD_LOGIC;
33
                                : OUT STD LOGIC:
34
                       empty
                               : OUT STD_LOGIC);
35
                       valid
36
         end component;
37
         signal full
                           : std_logic;
38
                           : std_logic;
39
         signal empty
40
         signal rst
                            : std_logic;
         signal en_count : integer range 0 to 11 := 0;
41
                           : std_logic := '0';
: std_logic := '0';
         signal EN
42
         signal rd_en
43
44
         signal wr_en
                           : std_logic := '0';
45
46
         signal valid : std_logic;
47
         signal was_full : std_logic := '0';
48
         signal ft_data_int : std_logic_vector(15 downto 0);
49
         signal ft_data_int_reg : std_logic_vector(15 downto 0);
50
51
         signal ft_data_reg : std_logic_vector(15 downto 0);
    begin
52
         rst <= NOT(rst_n);</pre>
53
         ft_fifo: fifo_generator_1
54
                           rst => rst,
wr_clk => clk,
             port map(
55
                          rst
56
                            rd_clk => ft_clk,
57
58
                            din
                                    => usb_data,
59
                            wr_en
                                    => wr_en,
                                    => rd_en,
60
                            rd en
                                    => ft_data_int,
61
                            dout
                                     => full,
62
                            full
63
                                    => empty,
                            empty
64
                           valid
                                    => valid);
                  <= EN and usb_write and not(full);
65
         wr en
         usb_full <= full;
66
67
68
         ft_rd_n <= '1'
69
         ft_be <= "11";
70
         ft_oe_n <= '1';
71
         rd en <= EN and NOT(ft txe n) and not(was full);
72
         ft_wr_n <= not(EN and not(empty) and NOT(ft_txe_n));</pre>
73
74
```

```
process(ft_clk)
begin
75
76
77
                    -- The FIFO is picky and needs a 5 cycle reset followed by 5 cycles of not using the FIFO
78
                  if rising_edge(ft_clk) then
                       ft_data_reg <= ft_data_reg;
ft_data_int_reg <= ft_data_int;
if rst_n = '0' then
    en_count <= 0;
    EN <= '0';</pre>
 79
80
81
82
 83
 84
                        elsif en_count > 10 then
85
                            EN <= '1';
                       else
86
                            en_count <= en_count + 1;
EN <= EN;</pre>
87
88
                       end if;
89
 90
                       if ft_txe_n = '0' then
    if was_full = '1' then
        ft_data <= ft_data_reg;
        was_full <= '0';</pre>
91
92
93
94
95
                              else
 96
                                   ft_data <= ft_data_int;</pre>
97
                              end if;
98
                       else
                             if was_full = '0' then
99
                                   ft_data_reg <= ft_data_int_reg;</pre>
100
                              end if;
101
                              was_full <= '1';</pre>
102
103
                       end if;
                  end if;
104
            end process;
105
106
107
     end Behavioral;
```

## B.13 Vector Scalar Multiplier [VHDL]

```
1
     -- VECTOR SCALAR MULTIPLIER
2
 4
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
 6
    use work.my_types_pkg.all;
    -- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
 8
     --use IEEE.NUMERIC_STD.ALL;
 9
10
11
    -- Uncomment the following library declaration if instantiating
12
    -- any Xilinx leaf cells in this code.
    --library UNISIM;
13
     --use UNISIM.VComponents.all;
14
15
    entity vector_scalar_multiplier is
16
        generic(
17
18
             VECTOR_WIDTH : integer := INPUT_FEATURE_LENGTH);
19
         port (
         clk : in std_logic;
20
         reset: in std_logic;
input_valid : in STD_LOGIC;
21
22
23
                input_mult_vect : in custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0); -- partial
     ↔ features
              input_mult1 : in std_logic_vector(FP_SIZE-1 downto 0);
24
                output_mult : out custom_fp_array((INPUT_FEATURE_LENGTH-1) downto 0);
mult_valid : out std_logic
25
26
27
           );
28
    end vector_scalar_multiplier;
29
30
    architecture Behavioral of vector_scalar_multiplier is
31
    component fp_mult_16_bit
32
         Port (
         aclk : in STD_LOGIC;
33
34
         aresetn : in STD_LOGIC;
         s_axis_a_tvalid : in STD_LOGIC;
35
36
         <code>s_axis_a_tdata</code> : in <code>STD_LOGIC_VECTOR</code> ( <code>FP_SIZE-1</code> downto <code>0</code> );
         s_axis_b_tvalid : in STD_LOGIC;
37
         s_axis_b_tdata : in STD_LOGIC_VECTOR ( FP_SIZE-1 downto 0 );
38
         m_axis_result_tvalid : out STD_LOGIC;
39
         m_axis_result_tdata : out STD_LOGIC_VECTOR ( FP_SIZE-1 downto 0 )
40
41
       );
       end component;
42
       signal valid : std_logic_vector((INPUT_FEATURE_LENGTH-1) downto 0);
43
       signal reset_mult_n: std_logic;
44
45
    begin
46
47
48
    reset_mult_n <= not reset;</pre>
49
    gen_multipliers: for i in 0 to VECTOR_WIDTH-1 generate
50
51
       mult : fp_mult_16_bit port map(
              aclk => clk,
52
53
              aresetn => reset_mult_n,
              s_axis_a_tvalid =>input_valid,
54
55
              s_axis_a_tdata =>input_mult_vect(i),
              s_axis_b_tvalid => input_valid,
56
             s_axis_b_tdata =>input_mult1,
m_axis_result_tvalid =>valid(i),
57
58
              m_axis_result_tdata =>output_mult(i)
59
60
    );
61
62
    end generate gen_multipliers;
63
64
65
    process(valid)
     variable temp_valid:std_logic;
66
67
    begin
         temp_valid := '1';
68
         for i in 0 to VECTOR_WIDTH-1 loop
69
             temp_valid := temp_valid and valid(i);
70
         end loop;
71
         mult_valid <= temp_valid;</pre>
72
73
    end process;
74
    end Behavioral;
75
```

```
66
```

#### B.14 Vector Vector Scalar Multiplier [VHDL]

```
1
     -- VECTOR VECTOR SCALAR MULTIPLIER
2
4
    library IEEE;
5
    use IEEE.STD LOGIC 1164.ALL;
6
    use ieee.math real.all;
    use work.my_types_pkg.all;
10
    -- Uncomment the following library declaration if using
    -- arithmetic functions with Signed or Unsigned values
11
    --use IEEE.NUMERIC_STD.ALL;
12
13
     -- Uncomment the following library declaration if instantiating
14
15
    -- any Xilinx leaf cells in this code.
16
    --library UNISIM;
17
    --use UNISIM.VComponents.all;
18
    entity Vector_Vector_Scalar_multiplier is
19
20
       port (
         clk : in std_logic;
21
22
         reset: in std_logic;
23
         input_scalar_mult_valid : in std_logic;
             input_mult_vect_a : in custom_fp_array(VECTOR_WIDTH -1 downto 0);
input_mult_vect_b : in custom_fp_array(VECTOR_WIDTH -1 downto 0);
output_scalar_mult: out std_logic_vector(FP_SIZE-1 downto 0);
24
25
26
27
                output_scalar_mult_valid : out std_logic
28
           );
29
    end Vector_Vector_Scalar_multiplier;
30
    architecture Behavioral of Vector Vector Scalar multiplier is
31
32
    signal output_mult : custom_fp_array(VECTOR_WIDTH -1 downto 0);
33
34
    signal intermediate_sums : custom_fp_array(VECTOR_WIDTH*2 -2 downto 0);
    signal intermediate_valid: std_logic_vector(VECTOR_WIDTH*2 -2 downto 0);
35
36
    signal aresetn: std_logic;
37
38
    component fp_mult_16_bit
39
         Port (
         aclk: in std_logic;
40
41
         aresetn : in STD_LOGIC;
42
         s_axis_a_tvalid : in STD_LOGIC;
         s_axis_a_tdata : in STD_LOGIC_VECTOR ( <code>FP_SIZE-1</code> downto 0 );
43
         s_axis_b_tvalid : in STD_LOGIC;
44
         s_axis_b_tdata : in STD_LOGIC_VECTOR ( FP_SIZE-1 downto 0 );
45
46
         m_axis_result_tvalid : out STD_LOGIC;
47
         <code>m_axis_result_tdata</code> : out STD_LOGIC_VECTOR ( <code>FP_SIZE-1</code> downto 0 )
48
      );
       end component;
49
50
    COMPONENT fp_adder_16_bit
51
52
      PORT (
53
        aclk: IN STD_LOGIC;
54
         aresetn : in STD_LOGIC;
         s_axis_a_tvalid : IN STD_LOGIC;
55
        s_axis_a_tdata : IN STD_LOGIC_VECTOR(FP_SIZE-1 DOWNTO 0);
56
         s_axis_b_tvalid : IN STD_LOGIC;
57
         s_axis_b_tdata : IN STD_LOGIC_VECTOR(FP_SIZE-1 DOWNTO 0);
58
         m_axis_result_tvalid : OUT STD_LOGIC;
59
60
         m_axis_result_tdata : OUT STD_LOGIC_VECTOR(FP_SIZE-1 DOWNTO 0)
61
      ):
62
       end component:
63
64
    begin
65
    aresetn <= (not reset);</pre>
66
67
    gen multipliers: for i in 0 to VECTOR WIDTH -1 generate
68
69
      mult :
               fp_mult_16_bit port map(
70
71
             aclk => clk,
             aresetn => aresetn,
72
             s_axis_a_tvalid =>input_scalar_mult_valid,
73
             s_axis_a_tdata =>input_mult_vect_a(i),
74
             s_axis_b_tvalid => input_scalar_mult_valid,
75
             s_axis_b_tdata =>input_mult_vect_b(i),
76
```

```
m axis result tvalid =>intermediate valid(i),
77
                     m_axis_result_tdata =>output_mult(i)
78
 79
        );
 80
        end generate gen_multipliers;
 81
        intermediate_sums(VECTOR_WIDTH -1 downto 0) <= output mult;</pre>
 82
 83
 84
 85
               gen_adders6:for k in 0 to (2**(ADDER_TREE_DEPTH_SCALAR-1))-1 generate
 86
 87
                     begin
 88
                             adder: fp_adder_16_bit port map(
 89
                             aclk => clk,
                             aresetn => aresetn,
 90
 91
                             s_axis_a_tvalid => intermediate_valid(2*k),
                             s_axis_a_tdata => intermediate_sums(2*k),
 92
 93
                             s_axis_b_tvalid => intermediate_valid(2*k+1),
 94
                             s_axis_b_tdata => intermediate_sums(2*k+1),
                             \label{eq:m_axis_result_tvalid} \texttt{m_axis\_result\_tvalid} \mathrel{=>} \texttt{intermediate\_valid}(\texttt{k+2} \texttt{*} \texttt{ADDER\_TREE\_DEPTH\_SCALAR}),
 95
                            m_axis_result_tdata => intermediate_sums(k+2**ADDER_TREE_DEPTH_SCALAR)
 96
 97
                                   );
 98
               end generate;
 99
100
               gen_adders5:for k in 0 to (2**(ADDER_TREE_DEPTH_SCALAR-2))-1 generate
101
                     begin
102
                            adder: fp adder 16 bit port map(
103
104
                             aclk => clk,
                             aresetn => aresetn,
105
                             s_axis_a_tvalid => intermediate_valid(2*k+2**ADDER_TREE_DEPTH_SCALAR),
106
                             s_axis_a_tdata => intermediate_sums(2*k+2**ADDER_TREE_DEPTH_SCALAR),
s_axis_b_tvalid => intermediate_valid(2*k+1+2**ADDER_TREE_DEPTH_SCALAR),
107
108
                             s_axis_b_tdata => intermediate_sums(2*k+1+2**ADDER_TREE_DEPTH_SCALAR),
109
                             m_axis_result_tvalid =>
110
         → intermediate_valid(k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)),
111
                            m_axis_result_tdata
         \label{eq:constraint} \hookrightarrow \quad \text{intermediate\_sums(k+2**ADDER\_TREE\_DEPTH\_SCALAR+2**(ADDER\_TREE\_DEPTH\_SCALAR-1))} 
112
                                   );
               end generate;
113
               gen_adders4:for k in 0 to (2**(ADDER_TREE_DEPTH_SCALAR-3))-1 generate
114
                     begin
115
116
117
                             adder: fp_adder_16_bit port map(
118
                             aclk => clk.
                             aresetn => aresetn,
119
                             s_axis_a_tvalid =
120
         → intermediate_valid(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)),
121
                             s_axis_a_tdata =>
               intermediate_sums(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)),
122
                             s axis b tvalid =
              intermediate valid(2*k+1+2**ADDER TREE DEPTH SCALAR+2**(ADDER TREE DEPTH SCALAR-1)),
         \rightarrow
123
                             s_axis_b_tdata =>
               intermediate_sums(2*k+1+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)),
124
                            m_axis_result_tvalid =
               \texttt{intermediate\_valid(k+2**ADDER\_TREE\_DEPTH\_SCALAR+2**(ADDER\_TREE\_DEPTH\_SCALAR-1)+2**(ADDER\_TREE\_DEPTH\_SCALAR-2)), \texttt{figure}}
125
                            m_axis_result_tdata =
              intermediate sums (k+2**ADDER TREE DEPTH SCALAR+2** (ADDER TREE DEPTH SCALAR-1)+2** (ADDER TREE DEPTH SCALAR-2))
        \hookrightarrow
126
                                   );
127
               end generate;
               gen_adders3:for k in 0 to (2**(ADDER_TREE_DEPTH_SCALAR-4))-1 generate
128
129
                     begin
130
131
                             adder: fp_adder_16_bit port map(
                             aclk => clk,
132
                             aresetn => aresetn,
133
134
                             s_axis_a_tvalid
         → intermediate_valid(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)),
135
                             s_axis_a_tdata =>
              intermediate_sums(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)),
        \hookrightarrow
                             s axis b tvalid =>
136
              intermediate_valid(2*k+1+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)),
         \rightarrow
137
                             s axis b tdata =>
               intermediate_sums(2*k+1+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)),
138
                            m_axis_result_tvalid
              intermediate valid(k+2**ADDER TREE DEPTH SCALAR+2**(ADDER TREE DEPTH SCALAR-1)+2**(ADDER TREE DEPTH SCALAR-2)+2**(ADDER TREE
        m axis result tdata :
139
               \hookrightarrow
140
                                   );
               end generate;
141
142
```
```
gen adders2:for k in 0 to (2**(ADDER TREE DEPTH SCALAR-5))-1 generate
143
144
                                                             begin
 145
 146
                                                                                  adder: fp_adder_16_bit port map(
147
                                                                                 aclk => clk,
148
                                                                                 aresetn => aresetn,
                                                                                 s axis a tvalid =>
149
                         ↔ intermediate_valid(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER
150
                                                                                  s_axis_a_tdata =
                                       intermediate_sums(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(AD
 151
                                                                                  s_axis_b_tvalid =
                                         intermediate_valid(2*k+1+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**
152
                                                                                s axis b tdata =>
                                       intermediate_sums(2*k+1+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(
                         \rightarrow
153
                                                                               m_axis_result_tvalid =
                                      \hookrightarrow
154
                                                                                m_axis_result_tdata
                                      intermediate_sums(k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(AD
                        \hookrightarrow
 155
                                                                                                    );
                                          end generate;
156
                                          gen_adders1:for k in 0 to (2**(ADDER_TREE_DEPTH_SCALAR-6))-1 generate
157
                                                            begin
 158
 159
                                                                                 adder: fp_adder_16_bit port map(
 160
161
                                                                                 aclk => clk,
                                                                                 aresetn => aresetn,
162
                                                                                 s_axis_a_tvalid =>
163
                         ↔ intermediate_valid(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER
 164
                                                                                 s_axis_a_tdata =
                                     165
                                                                                  s_axis_b_tvalid
                                         =>intermediate valid(2*k+1+2**ADDER TREE DEPTH SCALAR+2**(ADDER TREE DEPTH SCALAR-1)+2**(ADDER TREE DEPTH SCALAR-2)+2
                         \rightarrow
 166
                                                                                 s_axis_b_tdata =>
                                        \rightarrow
 167
                                                                                 m axis result tvalid
                                         intermediate_valid(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCA
                        \hookrightarrow
 168
                                                                               m_axis_result_tdata =>
                                       intermediate_sums(2*k+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TRE
                         \rightarrow 
 169
                                                                                                    );
                                          end generate;
170
 171
 172
                                            output_scalar_mult <= intermediate_sums(2*VECTOR_WIDTH-2);
173
                                           output_scalar_mult_valid <= intermediate_valid(2*VECTOR_WIDTH-2);</pre>
                                                   gen_adders0:for k in 0 to (2**(ADDER_TREE_DEPTH_SCALAR-7))-1 generate
174
                                                                      begin
175
176
 177
                                                                                          adder: fp_adder_16_bit port map(
                                                                                         aclk => clk,
 178
179
                                                                                          aresetn => aresetn,
                                                                                           s_axis_a_tvalid =>
                                                                                                                                                                                        111
180
                                                                                           s axis a tdata =>
181
                                          intermediate_sums(2*k+1+2**ADDER_TREE_DEPTH_SCALAR+2**(ADDER_TREE_DEPTH_SCALAR-1)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_TREE_DEPTH_SCALAR-2)+2**(ADDER_T
                         \hookrightarrow
 182
                                                                                        s_axis_b_tvalid => '1',
 183
                                                                                           s axis b tdata =>
                                           \hookrightarrow
 184
                                                                                         m_axis_result_tvalid => open,
                                                                                         m_axis_result_tdata => output_scalar_mult
185
186
 187
                                                   end generate;
 188
189
                      end Behavioral;
190
```

#### B.15 UART Simulation Creator [Python]

```
from math import ceil
1
     import struct
2
4
    import numpy as np
5
     FP\_SIZE = 16
6
     FP_DATA_BYTES = ceil(FP_SIZE/8)
 7
 8
     POLY_DIM = 10
     EXTRA_DIM = 5
 9
10
     FREQ_DIM = 3
     cmd = { "set_led": 0b01100001,
11
              "request_amplitude": 0b01100010,
12
              "param_frequencies": 0b01100011,
13
              "param_polynomial_features": 0b01100100,
14
15
              "param_extra_feature": 0b01100101,
16
              "param_magnitude_weights": 0b01100110,
               "param_phase_weights": 0b01100111,
17
               "param_phasor_magnitude": 0b01101000,
18
              "param_phasor_phase": 0b01101001,
19
              "param_model_id": 0b01101010
20
21
22
    23
                                                                                      # 32 bit unsigned (Phase increase
24
25
26
                                [3, 3, 3, 3, 3, 3, 3, 3, 3, 3]]
                                                                            # FP_SIZE bit float
     extra_feature = [1]
                                                                                   # FP_SIZE bit float
27
    extra_leature = [1]
magnitude_weights = [3*i for i in range(0, POLY_DIM*EXTRA_DIM)]
phase_weights = [1*i for i in range(0, POLY_DIM*EXTRA_DIM)]
phasor_magnitude = [1000, 4000, 13000]

→ between -2^15 to 2^15 -1)
                                                                                      # FP_SIZE bit float
# FP_SIZE bit float
# FP_SIZE bit float (Value)
28
29
30
                                                                              # FP_SIZE bit float (Value between 0 to
31
     phasor_phase = [2, 1, 1.5]
         2*pi)
     model_id = [1248]
                                                                                       # 14 bit unsigned (sent as 16
32
     \hookrightarrow bits)
33
34
     def flatten(list_of_lists):
35
        if len(list_of_lists) == 0:
36
37
              return list_of_lists
          if isinstance(list_of_lists[0], list):
38
         return flatten(list_of_lists[0]) + flatten(list_of_lists[1:])
return list_of_lists[:1] + flatten(list_of_lists[1:])
39
40
41
42
43
     def std_logic_vector(value, size):
         assert value < 2 ** size
return '"' + format(value, '0'+str(size)+'b') + '"'</pre>
44
45
46
47
     def to_bytes(data, byte_count=FP_DATA_BYTES):
48
49
        fmt = { 1: "B",
50
                   2: 'H',
                   4: 'I'
51
                   8: 'Q'}
52
         assert byte_count in fmt.keys()
53
         return list(struct.unpack(str(byte_count)+'B', struct.pack('>'+fmt[byte_count], data)))
54
55
56
57
     def make_cmd_array(command, data_list, data_byte_count=FP_DATA_BYTES):
         byte_list = flatten([to_bytes(i, data_byte_count) for i in data_list])
return "({}, {})".format(std_logic_vector(command, 8), ", ".join([std_logic_vector(i, 8) for i in
58
59
          ↔ byte_list])), len(byte_list)+1
60
61
62
     def float_to_hex(value, size):
         if size == 16:
63
              return np.float16(value).view(np.int16)
64
65
          elif size == 32:
66
              return np.float32(value).view(np.int32)
67
          else:
68
              raise Exception("parameter size not 16 or 32 : " + str(size))
69
70
    def print_tb_arrays():
71
```

#### **B.15 UART Simulation Creator [Python]**

```
72
        byte count = 0
        print("type variable_array is array (natural range <>) of std_logic_vector(7 downto 0);")
73
74
75
         # Send param_frequencies
        cmds, length = make_cmd_array(cmd["param_frequencies"], flatten(frequencies), data_byte_count=4)
byte_count += length
76
77
        print("-- frequencies =", str(frequencies))
78
        print("constant frequencies_cmds: variable_array(FRE0_DIM*" + str(4) + " downto 0) :=", cmds,
79
             ";")
80
81
         # Send param_polynomial_features
         raw_data = [float_to_hex(a, FP_SIZE) for a in flatten(polynomial_features)]
82
         cmds, length = make_cmd_array(cmd["param_polynomial_features"], raw_data)
83
        byte_count += length
84
        print("-- polynomial_features =", str(polynomial_features))
85
        86
87
        # Send param_extra_feature
raw_data = [float_to_hex(a, FP_SIZE) for a in flatten(extra_feature)]
88
89
         cmds, length = make_cmd_array(cmd["param_extra_feature"], raw_data)
90
         byte_count += length
91
        print("-- extra_feature =", str(extra_feature))
92
        print("- extra_leature - , str(extra_leature))

print("constant extra_feature_cmds: variable_array(" + str(FP_DATA_BYTES) + " downto 0) :=",

↔ cmds, ";")
93
94
         # Send param magnitude weights
95
         raw_data = [float_to_hex(a, FP_SIZE) for a in flatten(magnitude_weights)]
96
         cmds, length = make_cmd_array(cmd["param_magnitude_weights"], raw_data)
97
         byte_count += length
98
        99
100
101
102
         # Send param_phase_weights
         raw_data = [float_to_hex(a, FP_SIZE) for a in flatten(phase_weights)]
103
104
         cmds, length = make_cmd_array(cmd["param_phase_weights"], raw_data)
        byte_count += length
105
        print("-- phase_weights =", str(phase_weights))
106
        107
108
109
         # Send param_phasor_magnitude
         raw_data = [float_to_hex(a, FP_SIZE) for a in flatten(phasor_magnitude)]
110
         cmds, length = make_cmd_array(cmd["param_phasor_magnitude"], raw_data)
111
        byte_count += length
112
        print("-- phasor_magnitude =", str(phasor_magnitude))
113
        print("constant phasor_magnitude_cmds: variable_array(FREQ_DIM*" + str(FP_DATA_BYTES) + " downto
114
            0) :=", cmds, ";")
115
         # Send param phasor phase
116
         raw_data = [float_to_hex(a, FP_SIZE) for a in flatten(phasor_phase)]
117
         cmds, length = make_cmd_array(cmd["param_phasor_phase"], raw_data)
118
         byte_count += length
119
120
        print("-- phasor_phase =", str(phasor_phase))
        print("constant phase_phase_cmds: variable_array(FREQ_DIM*" + str(FP_DATA_BYTES) + " downto 0)

↔ :=", cmds, ";")
121
122
123
         # Send param_model_id
         cmds, length = make_cmd_array(cmd["param_model_id"], flatten(model_id), data_byte_count=2)
124
        byte_count += length
print("-- model_id =", str(model_id))
print("constant model_id_cmds: variable_array(2 downto 0) :=", cmds, ";")
125
126
127
128
        return byte_count
129
130
131
        __name__ ==
import io
132
    if _
                _== "__main__":
133
         from contextlib import redirect_stdout
134
         import subprocess
135
136
        import platform
137
138
         f = io.StringIO()
        with redirect_stdout(f):
139
            byte_count = print_tb_arrays()
140
        out = f.getvalue()
141
142
         print("Size of command stream:", byte_count, "bytes")
143
         if platform.system() == 'Windows':
144
```

145	<pre>subprocess.run("clip", text=True, input=out)</pre>
146	<pre>print("[Windows] Success: Copied output to clipboard")</pre>
147	else:
148	<pre>subprocess.run("pbcopy", text=True, input=out)</pre>
149	<pre>print("Success: Copied output to clipboard")</pre>
150	

# $\bigcirc$

# Simulation Results

### C.1 Feed Forward Filter Simulation

Name	Value		200.00	00 ns	400.000 ns	600.000	ns	800.000 ns		000 ns	1,200.
lå cik	0		ПППП			ΠΠΠΠ					
le reset	0										
input_Phasor_calc_valid	1										
> 😽 input_features[9:0][15:0]	4200,4200,4200,4200,4200,4200,4200,4	0000,00 4200,4200,4200,4200,4200,4200,4200,4200						,4200,42	00		
> 😻 extra_feature_value[15:0]	3c66	0000	<u> </u>	3066							
> 👹 final_features[49:0][15:0]	4200,4200,4200,4200,4200,4200,4200,4									200,4200	,42
Heature_Gen_Done	1										
> 😽 weights_gain[49:0][15:0]	3c00,3c00,3c00,3c00,3c00,3c00,3c00,3c00	0000,00.	· · X3c	00,3c00,3	3c00,3c00,3c00,	3c00,3c	00,3c00	,3c00,3c00,	3c00,3c00	,3c00,3c	00,
> 👹 System_gain[15:0]	59b8	ο000						_'χ_	59b8		
🕌 output_phasorcalc_ready	1										
> 😽 input_Gain[15:0]	70e2	0000					70e2				
> W Control_Gain[15:0]	52d5	7e0(		7c00							
Control_Phasor_valid	1										

#### C.2 Time Signal Generation Simulation



## C.3 System Utilization Report

Name 1	LUT as Logic (63400)
✓ N project_toplevel	25850
> I comm (uart_communication)	583
<b>I</b> ctrl (control_module)	217
✓ I math (Phasor_Calc_Toplevel)	23095
> I Control_Phasor_Generation_map (Contr	355
> I Feature_Gen_map (Feature_Gen)	1593
System_Phasor_calc_map (System_Phaser_calc_map (System_Phaser_calc_map (System_Phaser))	21147
> I multiplier_feat_weight (Vector_Vector_	20310
> I siggen (Multiple_time_signal_generation)	1958

# Bibliography

- [1] M. R. Anderson, *Compensation of nonlinearities in transducers*, 2005. [Online]. Available: https://www2.imm.dtu.dk/pubdb/edoc/imm3871.pdf.
- [2] M. Vermeulen and N. van Klaveren, "Amplifier design for a piezoelectric transducer," *TU Delft Repository*, Jun. 2023.
- [3] Y. Wu, P. Shankar, and P. Lewin, "Characterization of ultrasonic transducers using a fiberoptic sensor," *Ultrasound in Medicine & amp; Biology*, vol. 20, no. 7, pp. 645–653, 1994. DOI: 10.1016/0301-5629(94)90113-9.
- [4] R.-H. Munnig Schmidt, RMS Acoustics & Mechatronics, 2011. [Online]. Available: https:// www.grimmaudio.com/wp-content/uploads/RMS-white-paper-4-MFBtheory.pdf.
- [5] G. M. Clayton, S. Tien, K. K. Leang, Q. Zou, and S. Devasia, A review of feedforward control approaches in nanopositioning for high-speed spm, Aug. 2009. [Online]. Available: https:// asmedigitalcollection.asme.org/dynamicsystems/article/131/6/061101/ 456145/A-Review-of-Feedforward-Control-Approaches-in.
- [6] J. Jaspers and J. P. Metz, Model Estimation- & Quadrature-Point Controller & Design, Jun. 2023.
- [7] A. Jiang, "Iir digital filter design using convex optimization," University of Windsor, 2010. [Online]. Available: https://scholar.uwindsor.ca/cgi/viewcontent.cgi?article= 1431%5C& context=etd.
- [8] F. J. Harris, "Multirate signal processing for communication systems," in 2004.
- [9] A. Agarwal, *Polynomial regression*, Aug. 2018. [Online]. Available: https://towardsdatascience. com/polynomial-regression-bbe8b9d97491.
- [10] S. Sreenivasa, Radial basis function (rbf) kernel: The go-to kernel, Aug. 2020. [Online]. Available: https://towardsdatascience.com/radial-basis-function-rbf-kernelthe-go-to-kernel-acf0d22c798a.
- [11] W. Venstra, Personal Communication, Apr. 2023.
- [12] T. Instruments, "Ads41xx 14-, 12-bit, 65-, 125-msps, ultra-low-power adc ... ti.com," Feb. 2011. [Online]. Available: https://www.ti.com/lit/ds/symlink/ads4122.pdf.
- [13] T. Instruments, Dac904evm, Aug. 2007. [Online]. Available: https://www.ti.com/tool/ DAC904EVM#tech-docs.
- [14] A. Van Der Veen. [Online]. Available: https://sps.ewi.tudelft.nl/Education/ courses/ee2s31/slides/DSP6.pdf.
- [15] M. Technology, Dsc1001 microchip technology, 2011. [Online]. Available: https://www. microchip.com/en-us/product/DSC1001.
- [16] D. Redmayne, E. Trelewicz, and A. Smith, *Understanding the effect of clock jitter on high speed adcs*, Aug. 2013. [Online]. Available: https://www.analog.com/media/en/referencedesign-documentation/design-notes/dn1013f.pdf.
- [17] T. D. Limited, *Jitter effects on analog to digital and digital to analog converters*, 2000. [Online]. Available: https://www.thewelltemperedcomputer.com/Lib/Troisi.pdf.
- [18] E. O. Hammerstad, "Equations for microstrip circuit design," in *1975 5th European Microwave Conference*, 1975, pp. 268–272. DOI: 10.1109/EUMA.1975.332206.
- [19] M. Electronics, Apr. 2023. [Online]. Available: https://www.mouser.com/.

- [20] Xilinx, Pg060 logicore reference manual. [Online]. Available: https://docs.xilinx.com/ v/u/en-US/pg060-floating-point.
- [21] IEEE, "Ieee standard for floating-point arithmetic," *IEEE Std* 754-2019 (*Revision of IEEE* 754-2008), pp. 1–84, 2019. DOI: 10.1109/IEEESTD.2019.8766229.
- [22] Xilinx, Ds335 floating point logicore reference manual. [Online]. Available: https://docs. xilinx.com/v/u/en-US/floating\_point\_ds335.
- [23] Xilinx, *Floating point adder logicore reference manual*. [Online]. Available: https://www.xilinx.com/htmldocs/ip\_docs/pru\_files/floating-point.html.