

Delft University of Technology

A Compact Sensor Readout Circuit with Combined Temperature, Capacitance and Voltage Sensing Functionality

Yousefzadeh, Bahman; Wu, Wei; Buter, Berry; Makinwa, Kofi; Pertijs, Michiel

DOI 10.23919/VLSIC.2017.8008555

Publication date 2017 **Document Version** Final published version

Published in Digest of Technical Papers - 2017 Symposium on VLSI Circuits

Citation (APA)

Yousefzadeh, B., Wu, W., Buter, B., Makinwa, K., & Pertijs, M. (2017). A Compact Sensor Readout Circuit with Combined Temperature, Capacitance and Voltage Sensing Functionality. In *Digest of Technical Papers* - 2017 Symposium on VLSI Circuits (pp. C78-C79). IEEE. https://doi.org/10.23919/VLSIC.2017.8008555

Important note

To cite this publication, please use the final published version (if applicable). Please check the document version above.

Copyright Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

A Compact Sensor Readout Circuit with Combined Temperature, Capacitance and Voltage Sensing Functionality

Bahman Yousefzadeh¹, Wei Wu¹, Berry Buter², Kofi Makinwa¹ and Michiel Pertijs¹

¹Electronic Instrumentation Lab., Delft University of Technology, Delft, The Netherlands

² NXP Semiconductors, Eindhoven, The Netherlands

Abstract

This paper presents an area- and energy-efficient sensor readout circuit, which can precisely digitize temperature, capacitance and voltage. The three modes use only on-chip references and employ a shared zoom ADC based on SAR and $\Delta\Sigma$ conversion to save die area. Measurements on 24 samples from a single wafer show a temperature inaccuracy of $\pm 0.2 \,^{\circ}C$ (3 σ) over the military temperature range (-55 $^{\circ}C$ to 125 $^{\circ}C$). The voltage sensing shows an inaccuracy of $\pm 0.5\%$. The sensor also offers 18.7-ENOB capacitance-to-digital conversion, which handles up to 3.8 pF capacitance with a 0.76 pJ/conv.-step energy-efficiency FoM. It occupies 0.33 mm² in a 0.16 µm CMOS process and draws 4.6 µA current from a 1.8 V supply. *Keywords:* temperature sensing, voltage sensing, capacitance-to-digital conversion.

Introduction

Capacitance and voltage sensing are often required in industrial and environmental measurements, calling for precision readout circuits that can digitize capacitance and voltage, and the associated references. Temperature variation, which typically affects the sensor, the circuit and the references, also needs to be accounted for, calling for accurate temperature sensing. This paper introduces a triple-mode readout circuit with on-chip references that combines these functionalities in one compact circuit capable of performing capacitance-to-digital (CDC), temperature-to-digital (TDC) and voltage-to-digital (VDC) conversion.

Sensor's architecture

Fig. 1 shows an overview of the readout circuit. It is composed of a shared incremental zoom ADC, on-chip reference voltages (V_{BE} and ΔV_{BE}) generated using substrate BJTs, and an on-chip reference capacitor (C_{REF}). The ADC uses a switched-capacitor (SC) architecture, which can be configured as a SAR or a $\Delta\Sigma$ [3, 4]. The $\Delta\Sigma$ loop filter (LF) is composed of two SC-integrators built around energy-efficient current-reuse OTAs. The first stage of the $\Delta\Sigma$ LF can perform as a charge amplifier, which together with a capacitive DAC (CDAC) implements the SAR. As in [3, 4], in TDC mode, the ADC converts $X_T = V_{BE} / \Delta V_{BE}$, whose value changes from ~28 to ~ 8 over the military range. X_T then translates to temperature by using $D_{out,TDC} = A \cdot (\alpha / (\alpha + X_T)) - B$, where A, B, and α are calibration parameters. Converting X_T is done in a 2-step SAR- $\Delta\Sigma$ fashion, where the SAR step finds the integer part of X_{T} , and the $\Delta\Sigma$ step digitizes its fractional part [3, 4].

Similar to the TDC mode, in the CDC mode (Fig. 2), a SAR step finds the integer number of CDAC elements (N_{SAR}), closest to the input capacitance. This is done by comparing charges proportional to $V_{DD} \cdot C_{in}$ and $V_{DD} \cdot C_{REF} \cdot N$, where N=1:32 is implemented using the 32-element CDAC (Fig. 3). In the $\Delta\Sigma$ step, N_{SAR} · C_{REF} is subtracted from the input (Fig. 2) capacitance; thus, the $\Delta\Sigma$ loop balances the residual charge (= $V_{DD} \cdot (C_{in}-N_{SAR} \cdot C_{REF})$) against the reference charges $V_{DD} \cdot C_{REF}$, and $-V_{DD} \cdot C_{REF}$. The input capacitance can then be

interpreted by combining the two results as $C_{in}=(N_{SAR}+2\cdot\mu_{\Delta\Sigma})\cdot C_{REF}$, where $\mu_{\Delta\Sigma}$ is the average value of the bitstream (bs) in the $\Delta\Sigma$ step. DEM logic shuffles the position of CDAC elements, and thus removes the non-linearity due to mismatch between these elements.

In VDC mode, the circuit uses a three-step (SAR1-SAR2- $\Delta\Sigma$) conversion (Fig. 4). SAR1 [SAR2] finds the integer number of $V_{BES}[\Delta V_{BES}]$ closest to the input voltage Vin [($V_{in} - M_{SAR1}$)]. To do so, in SAR1 [SAR2] the charges proportional to $V_{in} \cdot C_{REF}$ [($V_{in}-M_{SAR1} \cdot V_{BE}$)· C_{REF}], and $V_{BE} \cdot C_s \cdot M_1 [\Delta V_{BE} \cdot C_{REF} \cdot M_2]$ are compared, where $M_1 = 1.5$ [$M_2 = 1.32$] are CDAC ratios. In the third step, the $\Delta\Sigma$ balances the charges proportional to $V_{in} \cdot C_s - (M_{SAR} \cdot V_{BE} + N_{SAR} \cdot \Delta V_{BE}) \cdot C_{REF}$ against reference charges $-\Delta V_{BE} \cdot C_{REF}$, and $+\Delta V_{BE} \cdot C_{REF}$. The input voltage can then be interpreted as ($M_{SAR1} \cdot X_T + M_{SAR2} + 2 \cdot \mu_{\Delta\Sigma}$) $\cdot \Delta V_{BE}$, where X_T is the TDC output.

Experiments

The circuit has been realized in a 0.16 μ m CMOS process (Fig. 5). It occupies 0.33 mm² and draws 4.6 μ A from a 1.8 V supply. The BJT-core and the ADC consume 2.8 μ A and 1.8 μ A, respectively. The logic for implementing the *sinc*² decimation filter and digital processing are realized off-chip. At a sampling clock of 35 kHz, the TDC mode achieves 4 mK_{rms} resolution in a 100 ms conversion time. With the same conversion rate, the VDC and CDC modes achieve resolutions of 12 μ V_{rms} and 2 aF_{rms} (Fig. 6), respectively.

A MEMS pressure sensor has been applied as a variable capacitance for the CDC measurement. The pressure of a vacuum chamber was slowly increased, while the CDC's output was continuously recorded (Fig. 7). This measurement was repeated with a fixed 2 pF additional capacitor in parallel to the sensor to demonstrate a different capacitance range.

Measurements of 24 samples of the sensor packaged in show a 3σ -inaccuracy of ± 0.2 °C ceramic after single-temperature trimming (Fig. 8, left). The inaccuracy in the VDC mode's reference (which is based on approximating ΔV_{BE} as a linear function of the TDC output) is less than $\pm 0.1\%$ (Fig. 8, middle). In the current implementation, the untrimmed VDC inaccuracy is less than 0.5% (Fig. 8, right). This can be attributed to the mismatch of C_{REF} and C_s (which is not included in the DEM process). Fig. 9 compares the performance of this work with the state-of-the-art. This work represents a considerable improvement in energy-efficiency compared to prior multi-mode circuits [1, 6], and compares favorably to state-of-the-art stand-alone CDCs [2, 5], and TDCs [4].

References

- [1] N. Saputra, et al., Electronic Letters, 2010.
- [2] S. Oh, et al., VLSI, 2013.
- [3] K. Souri, et al., JSSC, 2013.
- [4] B. Yousefzadeh, et al., VLSI, 2016.
- [5] W. Jung, et al., VLSI, 2015.
- [6] AD7745 datasheet. Online: http://www.analog.com.



Fig. 1 Overview of the readout circuit. S₁, S₂, and S₃ are selected based on the sensor's mode









10⁻⁴ 10⁻² 10⁻¹ 10⁰ 10⁻¹ 10⁻³ 10⁻² conversion time (s) conversion time (s) Fig. 6 Measured resolution vs conversion time. Left: capacitance sensing. Right: voltage sensing. 0.2

10⁻³

10

10⁻⁵

10-6

output noise (V_{rms})

Vin = 0.4V

Cin = 447 fF

Cin = 1227 fF

Cin = 3280 fF





Fig. 2 Two-step SAR- $\Delta\Sigma$ capacitance conversion



Fig. 4 Three-step SAR1-SAR2-ΔΣ voltage conversion



Fig. 7 Measured capacitance of a pressure sensor exposed to slowly-varying pressure



Fig. 8 Temp. error, ΔV_{RF} relative error using a linear estimation, and voltage sensing relative error for 24 samples

Temperature (°C)

 $(\Delta V_{BE} - C \cdot D_{out, TDC} + D) / \Delta V_{BE} \times 100$

0 20 40 60 80 100 120

		capacitance				temperature			voltage					
Item	Method	res.	range	ENOB ^a	res. FoM⁵	range	±3σ- inacc.	res. FoM⁰	relative inacc.d	range	T _{conv.}	supply current	supply voltage	area
		(aF)	(pF)		(pJ/step)	(°C)	(°C)	(pJ°C ²)	(%)	(V _{pp})	(ms)	(µA)	(V)	(mm ²)
[6]	ΔΣ	20	8	19.1	6700	-40 – 125	±0.5	NA	0.1	5	200	700	2.7 – 5.2	-
[2]	SAR-ΔΣ	156	24	15.4	0.18	-	-	-	-	-	0.23	24	1.4	0.46
[5]	iterative discharge	12e3	10e3	8	0.14	-	-	-	-	-	0.019	1.84	1	0.002
[1]	ΔΣ	-	-	-	-	-40 – 105	NA	1875	0.012 ^e	5	200	85	2.5 – 5.5	4.8
This work	SAR-ΔΣ	2.5	3.8	18.7	0.76	-55 – 125	±0.2	8	0.5	1.8	100	4.6	1.6 – 2	0.33

Fig. 9 Comparison table

^a ENOB = (1/6.02)·(20·log(range / ($2\sqrt{2} \cdot \text{res.}$)) - 1.76) ^b FoM = (power $\cdot T_{conv}$) / (2^{ENOB}) ^cFoM = (Energy per conversion) · (res²) ^e Temperature drift only

^dRI = 100 · (inaccuracy) / (range)

C79 2017 Symposium on VLSI Circuits Digest of Technical Papers