

**Document Version**

Final published version

**Licence**

Dutch Copyright Act (Article 25fa)

**Citation (APA)**

Aziza, H., Xun, H., Fieback, M., Taouil, M., & Hamdioui, S. (2025). Experimental Analysis and Circuit-Level Mitigation Strategies for Intermittent Errors in Resistive RAMs. *IEEE Transactions on Device and Materials Reliability*, 26(1), 93 - 101. <https://doi.org/10.1109/TDMR.2025.3646343>

**Important note**

To cite this publication, please use the final published version (if applicable).  
Please check the document version above.

**Copyright**

In case the licence states "Dutch Copyright Act (Article 25fa)", this publication was made available Green Open Access via the TU Delft Institutional Repository pursuant to Dutch Copyright Act (Article 25fa, the Taverne amendment). This provision does not affect copyright ownership.  
Unless copyright is transferred by contract or statute, it remains with the copyright holder.

**Sharing and reuse**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights.  
We will remove access to the work immediately and investigate your claim.

# Experimental Analysis and Circuit-Level Mitigation Strategies for Intermittent Errors in Resistive RAMs

H. Aziza<sup>1</sup>, *Member, IEEE*, H. Xun, M. Fieback<sup>2</sup>, *Member, IEEE*, M. Taouil<sup>2</sup>, *Member, IEEE*,  
and S. Hamdioui<sup>2</sup>, *Senior Member, IEEE*

**Abstract**—Resistive RAM (RRAM) design optimization and error monitoring is crucial for memory storage applications but also to enable future brain-inspired systems beyond the capabilities of today’s hardware. The figure-of-merit confirming the presence of resistive switching in RRAM devices is its resistance window expressed by the HRS/LRS ratio (High Resistance State over the Low Resistance State). This ratio guarantees the proper operation of the RRAM: the larger the ratio, the more reliable and robust the RRAM cell becomes in storing and retrieving data. From this perspective, this paper proposes an analysis of RRAM intermittent errors with respect to the RRAM resistance ratio. The impact of intermittent errors on the HRS/LRS ratio is analyzed at the RRAM cell electrical level using a dedicated test chip. Silicon measurements show that all detected RRAM intermittent errors directly result from resistance drifts due to ineffective programming operations. In view of these findings, intermittent error mitigation schemes are proposed to address these errors at the circuit level.

**Index Terms**—RRAM, OxRAM, test, variability, reliability, emerging memory.

## I. INTRODUCTION

IN RRAM, binary data is typically represented by two resistance states: a high resistance state (HRS) and a low resistance state (LRS), representing the ‘0’ and ‘1’ states, respectively [1], [2]. The difference between the HRS and LRS values is referred to as the resistance window. The resistance window is an important parameter of RRAMs as a larger resistance window leads to improved reliability [3]. The resistance window can be influenced by a variety of factors, including the type of material used for the memory element, the device geometry, and the processing conditions [4].

Although research is ongoing to develop new materials and optimize the device structure to achieve larger resistance windows and better performance for RRAMs, the technology still suffers from intermittent errors [5] and hard errors [6]. Hard errors are a permanent corruption of a memory cell resulting from physical defects, improper handling or incorrect usage of the memory cells, while intermittent errors, addressed

in this study, are related to a random, recoverable upsetting of the information stored in a memory cell. Indeed, once the fabrication process is optimized, it has been demonstrated that RRAM resistance can unpredictably become stuck at one resistance state for some time and suddenly recover to normal operation [7]. This drawback of the technology results from the stochastic dynamics of the resistive switching (i.e., oxygen vacancies motion resulting in temporal variability [8], [9]). Hence, to provide high-grade RRAM solutions and accelerate RRAM integration in commercial products, a comprehensive understanding of intermittent errors is required to develop dedicated error-resilient architectures [10].

Although many publications have addressed intermittent errors in conventional Non-Volatile Memories (NVM) [11], much work, however, remains to be done regarding RRAM intermittent errors. Most prior work tackles hard errors following endurance cycling or retention tests [12]. For instance, it has been demonstrated in [13] that RRAM devices fail during cycling because of the degradation of their microstructure, often associated with the formation process of atomic vacancies in the insulator [14]. Also, thermal effects related to the high currents flowing in the LRS state can also contribute to accelerate the degradation of the insulator [15]. When it comes to intermittent errors, most of the work focuses on modeling [5] and system-level impact of intermittent errors [16], along with dedicated mitigation schemes [6], [17], [18]. These latter schemes have been addressed in several applications including RRAM-based neuromorphic systems [5]. Alternatively, in environments exposed to radiation, intermittent errors related to single-event-effect (SEE) have been extensively studied [19].

In this work, we do not investigate the physical, chemical, or thermal mechanisms responsible for the uncontrolled motion of oxygen vacancies, identified as the primary source of intermittent errors in RRAM [18]. Instead, we build on experimental data to present a comprehensive analysis of intermittent errors from an electrical perspective. Based on this analysis, we propose tailored design schemes that effectively address these errors while ensuring precise control of RRAM programming currents.

The main contributions of this article are the following:

- Intermittent errors are first detected by evaluating the resistance window of each cell of a RRAM test chip.
- After detection, a deep analysis of intermittent errors is conducted on individual cells.

Received 12 June 2025; revised 16 December 2025; accepted 17 December 2025. Date of publication 19 December 2025; date of current version 20 March 2026. (*Corresponding author: H. Aziza.*)

H. Aziza is with the Aix-Marseille University, CNRS, IM2NP, 13451 Marseille, France (e-mail: hassen.aziza@univ-amu.fr).

H. Xun, M. Fieback, M. Taouil, and S. Hamdioui are with the Computer Engineering Laboratory, Delft University of Technology, 2628 CD Delft, The Netherlands (e-mail: h.xun@tudelft.nl; m.c.r.fieback@tudelft.nl; m.taouil@tudelft.nl; s.hamdioui@tudelft.nl).

Digital Object Identifier 10.1109/TDMR.2025.3646343




Fig. 1. (a) Symbol view of a 1T1R cell. (b) SEM cross section of the RRAM stack [20]. (c) RRAM I-V characteristic showing a hysteresis shape with RRAM key parameters highlighted ( $R_{LRS}$ ,  $R_{HRS}$ ,  $V_{SET}$  and  $V_{RST}$ ).

- Experimental results are discussed, and intermittent error mitigation schemes are proposed.

Outcomes of this study are supported by experimental data related to an Oxide-based RAM (OxRAM) technology ( $10nm\text{-HfO}_2/10nm\text{-Ti/TiN}$  stack) [12].

The remainder of this paper is organized as follows. Section II introduces RRAM technology. Section III outlines the experimental setup used for detecting intermittent errors. Section IV focuses on the analysis of intermittent errors in RRAM. In Section V, mitigation techniques for intermittent errors are presented. Section VI discusses the occurrence of these errors and analyzes the results. Finally, Section VII concludes the paper.

## II. RRAM TECHNOLOGY BACKGROUND

Fig. 1a shows a basic 1T1R memory device where one NMOS transistor ( $W = 0.8 \mu\text{m}$ ,  $L = 0.5 \mu\text{m}$  and  $V_{th} = 0.7 \text{ V}$ ) is connected in series with one RRAM cell. The RRAM resistive stack is integrated in the Back End Of Line (BEOL) of a 130 nm technology, between M4 and M5 layers as presented in Fig. 1b [20]. The RRAM stack is fabricated on S(100) undoped test wafers pre-oxidized with 500 nm wet silicon oxide. The Bottom electrode (BE) is made of a 150 nm TiN layer with a sheet resistance of 10-50  $\Omega/\text{sq}$ , prepared by physical vapor deposition (PVD) sputtering. A 10 nm Hafnium dioxide ( $\text{HfO}_2$ ) layer is deposited at 320  $^\circ\text{C}$  by the reaction of  $\text{O}_2$  and tetrakis(ethylmethylamido)-hafnium [ $\text{Hf}(\text{NMeEt})_4$ ] onto TiN in an atomic vapor deposition (AVD) chamber. Finally, a Ti/TiN bilayer stack is then deposited:  $\text{HfO}_2$  is capped by a 7 nm ionized metal plasma Ti and a 150-nm PVD TiN acting as the top electrode (TE). Fig. 1c shows a typical 1T1R I-V characteristic. Based on this I-V curve, the memory cell operation can be seen as follows: after an initial electro-Forming (FMG) step, the memory element can be switched in a reversible manner between LRS and HRS. Resistive switching corresponds to an abrupt change between the HRS and the LRS. The resistance change is triggered by applying specific biases across the 1T1R cell, i.e.,  $V_{SET}$  to switch to LRS after a SET operation and  $V_{RST}$  to switch to HRS after a RESET (RST) operation.

The voltage levels used during the different operating stages are presented in Table I, along with the expected resistance values. In the 1T1R configuration, during FMG or SET operations, the transistor controls the current level flowing

TABLE I  
RRAM CELL OPERATING VOLTAGES DURING FMG, RST, SET AND READ STAGES

	FMG	RST	SET	READ
WL	2 V	2.5 V	2 V	2.5 V
BL	3.3 V	0 V	1.2 V	0.1 V
SL	0 V	1.2 V	0 V	0 V
Resistance	10 k $\Omega$	240 k $\Omega$	15 k $\Omega$	-




Fig. 2. Schematic diagram of the three standard RRAM reliability metrics (a) variability, (b) retention and (c) cycling endurance.

through the cell according to its gate voltage bias. This clamping current is referred to as compliance current ( $I_{CC}$ ). The read operation needs to be performed non-destructively to not modify the stored data. Typically, a small read voltage (around 0.1 V) is chosen to not disturb the current state of the cell. This allows for read operations to be performed repeatedly without affecting the reliability of the memory device. In practice, at the circuit level, the read operation is performed by measuring the resulting current associated with the LRS/HRS resistances to determine whether the cell is in logic '0' (HRS) or in logic '1' (LRS).

One of the most important challenges of RRAM technology is the control of the device variability (temporal and spatial) in both LRS and HRS states [21], [22]. In fact, variations of  $R_{HRS}/R_{LRS}$  are so unpredictable that they have been employed as an entropy source in True Random Number Generators (TRNG) [10], [23]. In addition to variability, over time, RRAM devices fail due to endurance or retention degradation [24]. Fig. 2 shows schematic diagrams of three RRAM critical reliability metrics: variability, plotted versus the number of programming cycles (Fig. 2a), retention, plotted over time (Fig. 2b) and cycling endurance (Fig. 2c), also plotted versus programming cycles. Note that retention and endurance are related to time-dependent reliability metrics whereas variability, as well as intermittent faults, are related to time-zero (i.e., independent of time) reliability metrics [25].

Also, no matter the reliability metric (variability, retention or endurance), the reliability evaluation process is periodically interrupted and the resistance window is assessed during a read operation [26]. Therefore, the reliability evaluation mainly cares about the resistance window and the capacity to maintain HRS and LRS levels on each side of the dashed reference line (see Fig. 2). Also, for retention and endurance, the initial resistance window value plays an important role as it constitutes the starting point of the degradation process. Hence, maximizing the resistance window at time zero and during the device lifetime is a key point to ensure functionality as well as reliability.




Fig. 3. (a) 8x8 RRAM memory array and (b) corresponding micrograph of the memory array test chip fabricated in a 130 nm CMOS technology.




Fig. 4.  $R_{HRS}$  and  $R_{LRS}$  in logarithmic scale over 230 cycles applied to the 7x7 memory array (11 270 cycles).  $R_{th}$  (53.7 k $\Omega$ ), HRS (264.8 k $\Omega$ ) and LRS (10.9 k $\Omega$ ) mean values are also provided.

### III. EXPERIMENTAL SETUP

#### A. Test Chip Presentation

Fig. 3a presents the test chip considered for measurements which is a classical 1T1R array. Memory cells are grouped to form eight 8-bit memory words. Word Lines ( $WL_X$ ) are used to select the active row, Bit Lines ( $BL_X$ ) are used to select active columns during a SET operation and Source Lines ( $SL_X$ ) are used to RST a whole memory word or an addressed cell. To allow full flexibility during characterization, BL, WL and SL nodes are externally available. A Keysight B1500 semiconductor parameter analyzer is used for measurements [23]. During the RRAM cell programming, the extraction of  $R_{LRS}$  and  $R_{HRS}$  is achieved using 1 ms DC voltage sweeps with a 1 mV voltage step. The applied voltage incrementally increases and decreases and the current flowing through the cell is monitored at each voltage step, allowing an extraction of the I-V characteristics of each cell [27]. Fig. 3b presents a view of the fabricated memory array. Due to the limited pin out of the probe card, only a 7x7 memory array is available for our experiments (i.e., a subset of the 8x8 array).

TABLE II  
 $R_{HRS}$  &  $R_{LRS}$  DISTRIBUTION PARAMETERS OBTAINED AFTER 11 270 RST/SET OPERATIONS

Resistance state	Mean Value (k $\Omega$ )	Std. dev. (k $\Omega$ )
<i>HRS</i>	264.8	183
<i>LRS</i>	10.9	3.46

Before any operation, the memory array is first formed (FMG). Then, memory cells are RST one by one to extract the  $R_{HRS}$  value at 0.1 V. After RST, cells are SET to extract the  $R_{LRS}$  value, also at 0.1 V. The RST/SET process is repeated 230 times for the whole array in order to catch cycle-to-cycle (C2C) as well as device-to-device (D2D) variability. Hence, 11 270 (230 x 49) I-V characteristics are obtained for analysis. This number enables catching an acceptable number of failing cells without wearing out the memory cells. Indeed, our study focuses on detecting intermittent errors, which are not time-dependent. Consequently, each cell in the array undergoes only 230 programming cycles. Note that collecting I-V characteristics is a relatively slow process, compared to voltage pulse programming approaches, however, we believe that this is the best way to precisely extract  $R_{HRS}$  and  $R_{LRS}$  in each programming cycle.

#### B. Preliminary Results

Fig. 4 presents the evolution of  $R_{HRS}$  and  $R_{LRS}$  extracted at 0.1 V in a logarithmic scale versus the number of programming cycles. Considering the memory array of Fig. 3a, the programming operation (RST followed by a SET operation to extract HRS/LRS levels) is performed line by line, starting from  $WL_0$  to  $WL_7$  to cover the whole memory array. For each line, the bit line number is increased up to the end of the line ( $WL_0-BL_0$  to  $WL_0-BL_7$ ,  $WL_1-BL_0$  to  $WL_1-BL_7$ , and so forth). This operation is repeated 230 times. When analyzing Fig. 4, many HRS and LRS level overlaps are clearly visible (i.e., resistance ratio < 1). Fig. 4 inset uses a cumulative distribution function (CDF) to show from a different perspective how HRS and LRS levels differ and overlap. Also, HRS fluctuations are more pronounced compared to LRS ones, which is a common feature of the considered technology [28]. This observation is confirmed by  $R_{HRS}$  and  $R_{LRS}$  distribution parameters summarized in Table II.

HRS mean value is equal to 264.8 k $\Omega$  whereas the LRS one is equal to 10.9 k $\Omega$ , resulting in an average resistance window of 253.9 k $\Omega$  and an average resistance ratio of 24.3. The HRS standard deviation is equal to 183 k $\Omega$ , much higher compared to the LRS one, equal to 3.46 k $\Omega$ . A threshold resistance  $R_{th}$ , represented as a dashed line in Fig. 4, allows **distinguishing** HRS and LRS resistance states. Although the  $R_{th}$  can be set dynamically, an optimal fixed  $R_{th}$  value is usually calculated according to (1) [29], with a value equal to 53.7 k $\Omega$  in our study. This approach of calculating  $R_{th}$  ensures that the threshold takes into account the variability of both HRS and LRS resistances, providing a more robust and dynamic method for distinguishing between the two states,

TABLE III  
R<sub>HRS</sub>/R<sub>LRS</sub> RATIO DISTRIBUTION

Ratio range number	Ratio range (R <sub>a</sub> )	Number of RST/SET cycles	%	Current margin (A)
1	0 < R <sub>a</sub> < 1	6	0.053	-
2	1 < R <sub>a</sub> < 2	4	0.035	1.74e-08
3	2 < R <sub>a</sub> < 3	5	0.040	2.84e-07
4	3 < R <sub>a</sub> < 4	7	0.062	3.44e-07
5	4 < R <sub>a</sub> < 5	15	0.13	7.70e-07
6	5 < R <sub>a</sub> < 6	31	0.27	1.78e-06
7	6 < R <sub>a</sub> < 7	38	0.33	3.98e-06
8	7 < R <sub>a</sub> < 10	320	3.78	4.07e-06
9	10 < R <sub>a</sub> < 15	1522	17.28	4.38e-06
10	15 < R <sub>a</sub> < 20	1823	33.46	4.87e-06




Fig. 5. Ratio range number versus the number of RST/SET cycles in log scale.

especially in cases where the states are not symmetrical [30].

$$R_{th} = \sqrt{264.8 \times 10.9} = 53.7 \text{ k}\Omega \quad (1)$$

#### IV. ANALYSIS OF RRAM INTERMITTENT ERRORS

##### A. Intermittent Error Detection

Table III presents the number of programming cycles associated with specific R<sub>HRS</sub>/R<sub>LRS</sub> resistance ratios (referred to as R<sub>a</sub>). These ratios are chosen to be lower than 20.

The ratio range number is given in column 1 while the corresponding ratio interval is given in column 2. The number of programming cycles falling in each ratio interval is presented in the third column. 6 cycles out of 11 270 provide a ratio R<sub>a</sub> in the interval ‘0 < R<sub>a</sub> < 1’, which represents 0.053% of the total number of cycles (column 4). This scenario is the most critical one as it leaves no room for memory state differentiation (HRS and LRS states overlap). 4 cycles provide resistance ratios in the interval ‘1 < R<sub>a</sub> < 2’. For the following ratio intervals, the number of cycles increases to 5, 7, 15 and 31. Then, the number of cycles increases exponentially up to 1,823 for increasing ratio range numbers.

Fig. 5 pictures the relationship between the ratio range number and the number of RST/SET cycles falling in each ratio range, in log scale. The bar plot shows an exponential-like growth in cycle count as the ratio range number increases, particularly beyond range 7. Ranges 8, 9, and 10 show a sharp increase, reaching up to 1,823 cycles for the highest ratio range.

Typically, the differentiation between the HRS/LRS memory states is achieved at the circuit level using sense amplifiers.

In general, the current resolution of sense amplifiers used in non-volatile memories is typically in the range of microamps (μA) to nanoamps (nA). A higher resolution allows for better differentiation between the different states of the memory cells [31], leading to an improved read accuracy and reduced read disturb errors [29]. However, achieving high resolution requires additional complex circuitry, which increases the power consumption and manufacturing costs. To account for circuit level considerations, the HRS/LRS resistance margin (i.e., resistance difference) is transposed into a current margin. Column 5 of Table III presents the worst-case minimal current difference between the HRS and LRS states considering all the cycles of each resistance ratio interval. The reported current margins, varying from 17.4 nA to 4.87 μA, are extracted at 0.1 V. Note that these currents must be seen in the context of modern sense amplifiers which can reach a resolution of 50 nA [31].

Beyond the resistance ratio, the precise range of HRS/LRS resistance values also matters. Indeed, HRS/LRS ratios equal to 10:1 or 1000:100 give the same ratio (10), but if some devices operate in such different resistive ranges, it means the HRS of one device is lower than the other’s LRS, which is undesirable. One way to address this aspect was to introduce the HRS/LRS currents, directly linked to the resistance range. Another safeguard implemented to prevent this situation involves verifying that the HRS and LRS resistances remain, respectively, higher and lower than the threshold resistance value R<sub>th</sub> (see Fig. 4).

##### B. 2D Resistance Ratio Analysis

In this section, an analysis of the location of cells providing the smallest resistance ratios is conducted. In Fig. 6, a topological representation (i.e., bitmap) of the cells presenting resistance ratios R<sub>a</sub> included in the first six resistance ranges of Table III is presented. R<sub>a</sub> changes from ratio interval number 1 (‘0 < R<sub>a</sub> < 1’) in Fig. 6a to ratio interval number 6 (‘5 < R<sub>a</sub> < 6’) in Fig. 6f. For each bitmap, cells with a black color are associated with a resistance ratio out of the selected interval, whereas cells with a variable degree of gray are associated with resistance ratios included in the selected interval. For each cell location, the brightness of a cell reflects the number of cycles falling into the selected ratio interval, white color being associated with the maximal number of occurrences. For instance, in Fig. 6a, the cell at location (6;2) falls twice out of 230 in the interval ‘0 < R<sub>a</sub> < 1’ (white color). The cell at location (0;5) falls 2 times in this same interval (light gray), while the cell at location (0;2) falls 1 time in this interval (dark gray).

Fig. 6a and Fig. 6b show that the cell at location (6;2), highlighted in red, falls twice in the interval ‘0 < R<sub>a</sub> < 1’ and once in the interval ‘1 < R<sub>a</sub> < 2’, with no occurrence in other intervals. Regarding the cell at location (6;5), highlighted in orange in Fig. 6b, it is also included in bitmaps of Fig. 6c-f. The behavior of the above-mentioned cells along with those at locations (1;1) and (6;3) of Fig. 6c will be further analyzed in the next section. Results from this primary analysis show that no specific topological pattern related to cells suffering from a




Fig. 6. Topological representation of cells presenting the lowest resistance ratios for the first six lines of Table III.  $R_a$  range varies from ‘ $0 < R_a < 1$ ’ (a) to ‘ $5 < R_a < 6$ ’ (f). For each bitmap, black color is associated with ratios out of the selected range. The brightness of a cell reflects number of programming cycles falling in the selected ratio range.

low resistance ratio can be detected, supporting the hypothesis of an unpredictable behavior of the technology.

### C. Cell Tracking Analysis

In this section, a cell tracking analysis is conducted to monitor the evolution of the resistance of cells at locations (6;2), (6;5), (1;1) and (6;3) over 230 programming cycles. Fig. 7a shows the evolution of the HRS/LRS resistances of the cell located at (6;2) in log scale. At cycle 149, the resistance ratio decreases drastically while staying slightly  $>1$ . For cycles 202, 208 and 229, HRS and LRS states overlap. However, after these overlaps, the memory cells recover their normal operation with ideal resistance ratios, once again demonstrating the erratic behavior of this technology. In Fig. 7b the evolution of the HRS/LRS resistances of the cell located at position (6;5) is reported. For this cell, many cycles presenting a low resistance ratio are detected. Cycles 15, 59, and 62 have ratios  $<2$ , but  $>1$ . Cycles 29, 60 and 133 show ratios between 3 and 4. In Fig. 7c, the HRS/LRS resistances of the cell located at position (1;1) are presented. Two marginal ratio values are detected: one at cycle 166 (with a ratio between 2 and 3) and another one at cycle 216 (with a ratio between 3 and 4). Although there is no resistance overlap for these particular cycles, no reference resistance value  $R_{th}$ , that allows differentiating the HRS and the LRS can be extracted from the plot. Also, note that cycle 166 is related to an inefficient programming operation resulting in a low HRS while cycle 216 is related to an inefficient programming operation resulting in a high LRS. The same phenomenon is detected for cycle 20 of cell (6;3) in Fig. 7d, where a low HRS state is detected. This analysis shows that, for the four considered cells, no specific temporal pattern is detected, and all the cells subjected to intermittent errors recover their normal operation.

To understand quantitatively intermittent errors, a deep analysis is conducted at the I-V and R-V characteristics level. This analysis is carried out in order to understand the root




Fig. 7. HRS/LRS resistances in log scale over 230 programming cycles. Cells located at position (a) (6;2), (b) (6;5), (c) (1;1) and (d) (6;3) are analyzed. Cycles with low resistance ratios are pointed out by reporting the programming cycle number.

cause of resistance ratio values far from the ideal ones. Fig. 8a and Fig. 8b present I-V and  $\text{Log}(R)$ -V electrical characteristics in the SET direction related to the ‘defective’ cycle 149 of cell (6;2). Defective cycle characteristics are presented in orange. This defective cycle is compared with a ‘defect-free’ one, related to the same cell and represented in blue. The defective cycle shows close HRS and LRS states, both associated with low current values, suggesting an issue related to the SET operation (i.e., cell stuck at HRS with low current values). Fig. 8c and Fig. 8d present I-V and  $\text{Log}(R)$ -V curves related to cycle 29 of cell (6;5). We can see that this cycle also suffers from an issue related to the SET operation (low LRS current correlated with a high LRS resistance when compared to a defect-free cycle). If we consider Fig. 8e and Fig. 8f, related to the cycle 20 of cell (1;1), we can see that this cycle has suffered an issue during the RST operation (high HRS current correlated with a low HRS resistance) resulting from an over-SET of the cell during the previous cycle (low initial LRS resistance).

Upon analyzing the measurement data, it becomes clear that some devices exhibit a defective SET process, indicated by the green peaks in Fig. 7. Conversely, other devices display a defective RST process, represented by the blue downward-oriented peaks in Fig. 7.

## V. INTERMITTENT FAULTS MITIGATION TECHNIQUES

### A. Mitigation Circuit for Intermittent Errors During SET

We show that intermittent errors in RRAM cells are strongly correlated with the programming current. Both excessive and insufficient programming currents can result in errors, as highlighted in [32]. To address this issue, Fig. 9 illustrates a schematic of a built-in current comparator integrated with the RRAM cell. The current comparator is specifically designed to continuously monitor the cell current, denoted as  $I_{\text{cell}}$ , during the SET operation. It ensures reliable operation by terminating




Fig. 8. Comparing defect-free and defective devices based on I-V and Log(R)-V curves for (a) (b) cycles 149 of cell (6;2), (c) (d) 29 of cell (6;5) and (e) (f) cycle 166 of cell (1;1).

the SET process as soon as  $I_{cell}$  matches a predefined reference current,  $I_{refS}$ . If the reference current is not reached, the SET operation is considered incomplete since the switching event is not detected. The comparator consists of a current differential amplifier (M2, M3) and two current mirrors (M1, M2 and M3, M4). The n-MOS current mirror pair (M1, M2) is used to copy the current of a constant current source  $I_{refS}$ . The current mirror (M3, M4) replicates and amplifies the current difference ( $I_{cell} - I_{refS}$ ) that draws current from node A, node A being connected to the input of inverter I1. The key component of the circuit is the differential pair (M2, M3) that computes the difference between  $I_{refS}$  and  $I_{cell}$ . If  $(I_{cell} - I_{refS}) < 0$ , then  $I_{cell}$  flows through M2 and no current flows through M3. The inverter input A is set high and the comparator output *out* is set to low. When  $I_{cell}$  just exceeds  $I_{refS}$ , a current starts flowing through M3. This current is amplified and the inverter input A is grounded. As a result, the comparator output *out*, that will be used to terminate the SET operation, switches from low to a high. Note that a minimum current of 55  $\mu$ A can be selected for the SET operation, as this is considered a reliable programming current for the technology under consideration [33].

Fig. 10 illustrates the implementation of the proposed SET current comparator at the RRAM memory array level. For clarity, only the current comparison stage of the current sensor is shown, along with four memory cells, with a single cell being addressed. During the SET operation, *WL0* is activated and a SET pulse is applied to *BL0* through the *BL* driver. As current flows through the selected cell, its resistance




Fig. 9. Built-in current comparator for SET operations.




Fig. 10. SET current comparator integration at the memory array level.

decreases, allowing more current to pass as the SET pulse is maintained. When  $I_{cell}$  reaches the threshold  $I_{refFS}$ , the output signal (*out*), connected to the BL driver control logic, triggers the stop pulse signal, thereby terminating the SET operation. This programming approach enables precise control over the effectiveness of the SET operation through the *out* signal.

### B. Mitigation Circuit for Intermittent Errors During RST

Similar to the SET operation, the programming current can be monitored during the RST operation to verify that the operation has been successfully executed. The RST current comparator used for this purpose is depicted in Fig. 11. The cell current  $I_{cell}$  is mirrored using an n-MOS current mirror (M1, M2) while the current mirror (M3, M4) is used to duplicate the reference current  $I_{refR}$ . In contrast to the SET operation, the RST operation is terminated when  $I_{cell}$  decreases down to  $I_{refR}$ , ensuring the switching event occurs. If the reference current is not reached, the RST operation is considered incomplete. As the cell current decreases during the RST operation, the current difference ( $I_{refR} - I_{cell}$ ) is evaluated at node A. If  $(I_{refR} - I_{cell}) < 0$ , node A is set low and the *out* node is set high. If  $(I_{refR} - I_{cell}) > 0$ , node A is set high and the *out* node is set to low, which terminates the RST operation




Fig. 11. Built-in current comparator for RST operations.




Fig. 12. RST write termination integration at the memory array level.

(out signal being active at a low level). Typically,  $I_{refR}$  is set to a few microamperes to limit the HRS resistance increase to a few hundred  $k\Omega$ .

Fig. 12 illustrates the implementation of the proposed RST current comparator at the RRAM memory array level, where only the current copy stage of the comparator is shown. The RST operation is carried out by biasing the memory cell with the opposite polarity compared to the SET operation.  $WL0$  is first activated and a RST pulse is applied to  $SL0$  through the  $SL$  driver while  $BL0$  is connected to the current sensor input. When  $I_{cell}$  reaches  $I_{refR}$ , the  $out$  signal terminates the RST pulse through the control logic. Note that during a RST operation, as the current flows, the resistance of the cell increases, causing current to reduce.

### C. Simulation Results

We have simulated the SET and RST intermittent errors mitigation circuits presented in Fig. 10 and Fig. 12 within a 1 Mbyte RRAM array (1024 WLS and 1024x8-bits BLs) using a  $0.13\mu m$  CMOS technology and a RRAM model fully calibrated on silicon [34]. SPICE simulations have been

TABLE IV  
REFERENCE CURRENT VALUES DURING RST & SET

	$I_{refS}$	$I_{refR}$	R
RST	-	$3 \mu A$	$400 k\Omega$
SET	$55 \mu A$	-	$10 k\Omega$




Fig. 13. Transient simulations after a) RST and b) SET operations achieved using the proposed RST and SET intermittent errors mitigation circuits.

performed using the *Eldo* simulator. Table IV presents typical values set for  $I_{refS}$  and  $I_{refR}$ , along with the associated RST and SET targeted resistance values. For the RST operation, a threshold of  $3 \mu A$  is used to reach a  $400 k\Omega$  HRS resistance. For the SET operation, a resistance of  $10 k\Omega$  is targeted.

Transient simulation results are presented in Fig. 13 after RST and SET operations considering the reference currents presented in Table IV. During the RST operation (Fig. 13a), the cell current  $I_{cell}$  gradually decreases down to  $I_{refR}$  which is set to  $3 \mu A$ . Beyond this point, the RST pulse is terminated limiting the HRS resistance value to  $400 k\Omega$ . The standard RST pulse  $V_{RST\_std}$  is also presented and compared to the actual RST pulse  $V_{RST}$ . We can see that the standard RST pulse is terminated as soon as the cell current reaches  $I_{refR}$ . During SET (Fig. 13b), the cell current  $I_{cell}$  is continuously sensed and compared to the reference current  $I_{refS}$ . When  $I_{cell}$  reaches the reference current value which is set to  $55 \mu A$ , the SET pulse  $V_{SET}$  is terminated. The standard fixed width SET pulse  $V_{SET\_std}$  is also reported for comparison. We can observe that the  $I_{cell}$  current change is abrupt and induces an overshoot leading  $I_{cell}$  to exceed  $I_{refS}$ . It is also worth noting that the standard 100 ns SET pulse is remarkably short, which is a typical characteristic of RRAM SET operations [20].




Fig. 14. Transient simulations after a) SET and b) RST operations achieved using RST and SET intermittent error mitigation circuits.

TABLE V  
HRS AND LRS DISTRIBUTIONS MAIN PARAMETERS

State	Runs	Std. deviation (kΩ)	Median Value (kΩ)	Min value (kΩ)	Max value (kΩ)
HRS	5000	19.88 kΩ	400	311	464
LRS	5000	17.30 Ω	10	9.94	10.06

#### D. Variability Analysis

To evaluate the impact of technology-induced variability on the proposed design scheme, a Monte Carlo (MC) analysis is conducted to assess the robustness of the resistance control mechanism. The analysis incorporates realistic process variations since RRAM cell variability is modeled using a silicon-calibrated RRAM model tailored to the target technology [34]. In addition, the variability of the CMOS subsystem, including transistor mismatch, is also considered [35]. CMOS process variation parameters are extracted from STMicroelectronics fabrication corners (Crolles, France). In each MC simulation run, device parameters are randomly generated based on predefined statistical distribution models.

Fig. 14 illustrates the statistical resistance distributions resulting from the MC analysis. Fig. 14a shows the LRS distribution centered around 10 kΩ with a tight spread. The sharp peak and narrow standard deviation ( $\sigma = 17.30 \Omega$ ) reflect the accurateness of the SET mitigation circuit. Fig. 14b presents the HRS distribution centered around 400 kΩ with a relative broader spread. The wider dispersion ( $\sigma = 19.88 \text{ k}\Omega$ ) and lower peak density of the HRS curve indicate a more important sensitivity to variability, typical of higher RRAM resistance states. MC simulation results are summarized in Table V.

#### VI. DISCUSSION

Overall results lead us to consider the RRAM as an analog device whose resistance can change within a large spectrum of values. Because of this, more states can be defined than just the logical ‘1’ and ‘0’. This concept is shown in Fig. 15, where the gap between ‘1’ and ‘0’ represents an undefined state, denoted as ‘U’, which is circuit-dependent. ‘L’ and ‘H’ denote, respectively, an extremely low resistance state and an extremely high resistance state. Intermittent errors can arise




Fig. 15. RRAM analog behavior: resistance and current spectrums.

when HRS and LRS overlap or when the resistance values of HRS and LRS fail to consistently meet their expected ranges (‘0’ and ‘1’, respectively). In such cases, the memory cell may intermittently fail to distinguish between logical states, leading to errors. In Fig. 15, the ‘L’ and ‘H’ states behave as a ‘1’ with extremely high current or a ‘0’ with extremely low current, respectively. However, these two areas are undesirable as they can lead to intermittent errors. Intermittent errors due to resistance states located in the ‘L’ and ‘H’ regions can be explained from a physical standpoint. If during a SET operation too many bonds between some of the metal and oxygen ions in the oxide layer break, too many oxygen ions are attracted to the TE, thus leaving oxygen vacancies behind acting as a conductive filament (CF). Therefore, the voltage applied to induce an efficient RST operation might not be high enough. In such cases, triggering the RST may require additional voltage stresses to get those oxygen ions to drift back, which means that the device could remain stuck in the LRS for some cycles. Conversely, if, in one cycle, the RST operation displaces too many ions, the following voltage applied to induce a SET operation may not be high enough, leading to the device being stuck in the HRS.

It has been demonstrated that integrating feedback circuits to monitor the programming current during the SET and RST processes can effectively mitigate intermittent errors and can be extended to address other defects inherent to the technology [36]. The proposed design enables real-time monitoring of post-SET and post-RST resistance values by observing the programming currents. This is accomplished by dynamically terminating the programming operation only once the desired current level is reached, otherwise, the programming operation is considered incomplete.

#### VII. DISCUSSION

The existence of significant and sudden fluctuations in RRAM resistances has been established experimentally: for particular programming cycles, intermittent resistance drops in isolated cells have been demonstrated after both SET and RST operations. In light of these findings, embedded monitoring circuits have been designed to guarantee reliable RST/SET operation. The effectiveness of SET and RST operations is achieved by dynamically tracking the programming current. The embedded monitors have been specifically designed to verify whether the cell has reached the desired resistance state.

#### REFERENCES

- [1] D. Ielmini, “Resistive switching memories based on metal oxides: Mechanisms, reliability and scaling,” *Semicond. Sci. Technol.*, vol. 31, no. 6, 2016, Art. no. 63002.

- [2] H. Aziza, "Embedded memories," in *Silicon Systems for Wireless LAN*, 1st ed. Singapore: World Scientific, 2020, ch. 7, p. 199, doi: 10.1142/9789811210723\_0007.
- [3] C. Xu et al., "Understanding the trade-offs in multi-level cell ReRAM memory design," in *Proc. 50th IEEE/ACM Design Autom. Conf. (DAC)*, 2013, pp. 1–6.
- [4] J. Zahurak et al., "Process integration of a 27nm, 16Gb Cu ReRAM," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2014, pp. 6.2.1–6.2.4.
- [5] A. M. S. Tosson, M. Anis, and L. Wei, "RRAM refresh circuit: A proposed solution to resolve the soft-error failures for HfO<sub>2</sub>/Hf 1T1R RRAM memory cell," in *Proc. ACM Great Lakes Symp. VLSI*, 2016, pp. 117–122.
- [6] C. Xu, D. Niu, Y. Zheng, S. Yu, and Y. Xie, "Impact of cell failure on reliable cross-point resistive memory design," *ACM Trans. Des. Autom. Electron. Syst.*, vol. 20, no. 4, pp. 1–21, Oct. 2015.
- [7] A. Rana et al., "Endurance and cycle-to-cycle uniformity improvement in tri-layered CeO<sub>2</sub>/Ti/CeO<sub>2</sub> resistive switching devices by changing top electrode material," *Sci. Rep.*, vol. 7, 2017, Art. no. 39539.
- [8] G. Sassine et al., "Optimizing programming energy for improved RRAM reliability for high endurance applications," in *Proc. IEEE Int. Memory Workshop (IMW)*, 2018, pp. 1–4.
- [9] H. Aziza, M. Bocquet, J.-M. Portal, and C. Muller, "Evaluation of OxRAM cell variability impact on memory performances through electrical simulations," in *Proc. IEEE Non-Volatile Memory Technol. Symp. (NVMTS)*, 2011, pp. 1–6.
- [10] H. Xun, S. Yuan, M. Fieback, H. Aziza, M. Taouil, and S. Hamdioui, "Device-aware test for ion depletion defects in RRAMs," in *Proc. IEEE Int. Test Conf. (ITC)*, 2023, pp. 246–255.
- [11] S. Mittal, "A survey of soft-error mitigation techniques for non-volatile memories," *Computers*, vol. 6, no. 1, pp. 8, 2017.
- [12] H. Aziza et al., "STATE: A test structure for rapid and reliable prediction of resistive RAM endurance," *IEEE Trans. Device Mater. Rel.*, vol. 22, no. 4, pp. 500–505, Dec. 2022.
- [13] M. Lanza et al., "Standards for the characterization of endurance in resistive switching devices," *ACS Nano*, vol. 15, no. 11, pp. 17214–17231, Nov. 2021.
- [14] Y. Yang et al., "Probing electrochemistry at the nanoscale: In situ TEM and STM characterizations of conducting filaments in memristive devices," *J. Electroceramics*, vol. 39, no. 1, pp. 73–93, 2017.
- [15] S. Stathopoulos, L. Michalas, A. Khiat, A. Serb, and T. Prodromakis, "An electrical characterisation methodology for benchmarking memristive device technologies," *Sci. Rep.*, vol. 9, no. 1, pp. 1–10, 2019.
- [16] J. Tan, Z. Li, and X. Fu, "Soft-error reliability and power co-optimization for GPGPU register file using resistive memory," in *Proc. Design, Autom. Test Europe Conf. Exhibition (DATE)*, 2015, pp. 369–374.
- [17] D. Niu, Y. Xiao, and Y. Xie, "Low power memristor-based ReRAM design with error correcting code," in *Proc. Asia-South Pacific Design Autom. Conf.*, 2012, pp. 79–84.
- [18] H. Aziza, S. Hamdioui, M. Fieback, M. Taouil, and M. Moreau, "Density enhancement of RRAMs using a RESET write termination for MLC operation," in *Proc. Design, Autom. Test Europe Conf. Exhibition (DATE)*, 2021, pp. 1877–1880.
- [19] J. Bi, Z. Han, and Z. Han, "Mitigation of soft errors in resistive switching random-access-memories," in *Proc. Int. Conf. Electron Devices Solid-State Circuits*, 2014, pp. 1–2.
- [20] A. Grossi et al., "Fundamental variability limits of filament-based RRAM," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2016, pp. 4.7.1–4.7.4.
- [21] H. Xun, M. Fieback, S. Yuan, H. Aziza, M. Taouil, and S. Hamdioui, "Device-aware diagnosis for yield learning in RRAMs," in *Proc. Design, Autom. Test Europe Conf. Exhibition (DATE)*, 2024, pp. 1–6.
- [22] B. Hajri, H. Aziza, M. M. Mansour, and A. Chehab, "RRAM device models: A comparative analysis with experimental validation," *IEEE Access*, vol. 7, pp. 168963–168980, 2019.
- [23] J. Postel-Pellerin et al., "True random number generation exploiting SET voltage variability in resistive RAM memory arrays," in *Proc. Non-Volatile Memory Technol. Symp. (NVMTS)*, 2019, pp. 1–5.
- [24] T. Zanotti et al., "Reliability of logic-in-memory circuits in resistive memory arrays," *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4611–4615, Nov. 2020.
- [25] H. Aziza, C. Zambelli, S. Hamdioui, S. Diware, R. Bishnoi, and A. Gebregiorgis, "On the reliability of RRAM-based neural networks," in *Proc. IFIP/IEEE Int. Conf. Very Large-Scale Integr.*, 2023.
- [26] W. S. Ngueya, J.-M. Portal, H. Aziza, J. Mellier, and S. Ricard, "An ultra-low power and high performance single ended sense amplifier for low voltage flash memories," *J. Low Power Electron.*, vol. 14, no. 1, pp. 157–169, 2018.
- [27] H. Aziza et al., "Multi-level control of resistive RAM (RRAM) using a write termination to achieve 4 bits/cell in high resistance state," *Electronics*, vol. 10, no. 18, p. 2222, 2021.
- [28] H. Aziza, P. Canet, J. Postel-Pellerin, M. Moreau, J.-M. Portal, and M. Bocquet, "ReRAM ON/OFF resistance ratio degradation due to line resistance combined with device variability in 28nm FDSOI technology," in *Proc. EUROSOCI-ULIS*, 2017, pp. 35–38.
- [29] J. F. Kang, H. T. Li, P. Huang, Z. Chen, B. Gao, and X. Y. Liu, "Modeling and design optimization of ReRAM," in *Proc. Asia-South Pacific Design Autom. Conf. (ASP-DAC)*, 2015, pp. 576–581.
- [30] Y. Ho, G. M. Huang, and P. Li, "Nonvolatile memristor memory: Device characteristics and design implications," in *IEEE/ACM Int. Conf. Comput.-Aided Design Tech. Dig.*, Nov. 2009, pp. 485–490.
- [31] D. Zhang et al., "Sensing circuit design techniques for RRAM in advanced CMOS technology nodes," *Micromachines*, vol. 12, no. 8, p. 913, 2021.
- [32] H. Aziza, B. Hajri, M. Mansour, A. Chehab, and A. Perez, "A lightweight write-assist scheme for reduced RRAM variability and power," *Microelectron. Rel.*, vols. 88–90, pp. 6–10, Sep. 2018.
- [33] A. Grossi et al., "Experimental investigation of 4-kb RRAM arrays programming conditions suitable for TCAM," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 26, no. 12, pp. 2599–2607, Dec. 2018.
- [34] M. Bocquet, D. Deleruyelle, H. Aziza, C. Muller, and J.-M. Portal, "Compact modeling solutions for oxide-based resistive switching memories (OxRAM)," *J. Low Power Electron. Appl.*, vol. 4, no. 1, pp. 1–14, 2014.
- [35] Y. Joly et al., "Matching degradation of threshold voltage and gate voltage of NMOSFET after hot carrier injection stress," *Microelectron. Rel.*, vol. 51, nos. 9–11, pp. 1561–1563, 2011.
- [36] H. Aziza, M. Bocquet, J.-M. Portal, and C. Muller, "Bipolar OxRRAM memory array reliability evaluation based on fault injection," in *Proc. Int. Design Test Workshop (IDT)*, 2011, pp. 78–81.