

## Quadratic buck-boost converter with reduced input current ripple and wide conversion range

García-Vite, Pedro Martín; Rosas-Caro, Julio C.; Martínez-Salazar, Ana Lidia; De Jesus Chavez, Jose; Valderrábano-González, Antonio; Sánchez-Huerta, Victor M.

**DOI**

[10.1049/iet-pel.2018.5616](https://doi.org/10.1049/iet-pel.2018.5616)

**Publication date**

2019

**Document Version**

Final published version

**Published in**

IET Power Electronics

**Citation (APA)**

García-Vite, P. M., Rosas-Caro, J. C., Martínez-Salazar, A. L., De Jesus Chavez, J., Valderrábano-González, A., & Sánchez-Huerta, V. M. (2019). Quadratic buck-boost converter with reduced input current ripple and wide conversion range. *IET Power Electronics*, 12(15), 3977-3986. <https://doi.org/10.1049/iet-pel.2018.5616>

**Important note**

To cite this publication, please use the final published version (if applicable). Please check the document version above.

**Copyright**

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

**Takedown policy**

Please contact us and provide details if you believe this document breaches copyrights. We will remove access to the work immediately and investigate your claim.

# Quadratic buck–boost converter with reduced input current ripple and wide conversion range

ISSN 1755-4535

Received on 25th June 2018

Revised 18th August 2019

Accepted on 5th September 2019

E-First on 7th November 2019

doi: 10.1049/iet-pel.2018.5616

www.ietdl.org

Pedro Martín García-Vite<sup>1</sup> ✉, Julio C. Rosas-Caro<sup>2</sup>, Ana Lidia Martínez-Salazar<sup>1</sup>, Jose de Jesus Chavez<sup>3</sup>, Antonio Valderrábano-González<sup>2</sup>, Víctor M. Sánchez-Huerta<sup>4</sup>

<sup>1</sup>TECNM/Instituto Tecnológico de Ciudad Madero, CP. 89440, Tamaulipas., Mexico

<sup>2</sup>Universidad Panamericana-Guadalajara, CP. 45010 Zapopan, Jalisco, Mexico

<sup>3</sup>Delft University of Technology, CP 2628 CD Delft, The Netherlands

<sup>4</sup>Universidad de Quintana Roo, CP. 77019, Chetumal, Quintana Roo, Mexico

✉ E-mail: pedro.vite@itcm.edu.mx

**Abstract:** This study introduces an advanced DC–DC power converter with two main objectives, (i) to achieve a wide range of voltage gain, which means the converter may work over a wide range of input voltage for a fixed desired output voltage and (ii) to achieve a reduced input current ripple. Those features are highly desired in renewable energy applications, for example with photovoltaic panels and fuel cells. The proposed converter was designed in a structure in which the input voltage is composed by the difference of two inductor currents, the currents through inductors are driven with transistors that may have different duty cycle, this allows the current ripple cancellation. In addition, the structure of the converter provides a quadratic type voltage gain, which leads to a wide range of operation voltage. The converter achieves both the wide range of voltage gain and current ripple cancellation, nonetheless, the buck–boost capability is also provided. The input current ripple reduction helps preserve the renewable energy sources since they suffer deterioration when current with considerable ripple is drawn from them. Dynamic and steady-state analysis are performed along with the components sizing. Simulation and experimental results are provided to demonstrate the principle of the proposition.

## Nomenclature

$V_{Cj}$	average voltage of capacitor $C_j$
$I_{Lj}$	average current through inductor $L_j$
$\Delta i_{Lj}$	current ripple of the inductor $L_j$
$\Delta v_{Cj}$	voltage ripple of the capacitor $C_j$
$r_{Lj}$	equivalent series resistance of inductor $L_j$
$r_{onj}$	on-resistance of transistors $Q_j$
$r'_j$	ratio of the load resistor and the $r_j$ : $R/r_j$
$D$	duty cycle applied to transistor $Q_j$
$D_n$	complement of the duty cycle $(1 - D)$ applied to $Q_j$
QBC	quadratic boost converter
$G_B^2$	voltage gain of the QBC
$G_B$	voltage gain of the conventional boost converter
$Q_j$	transistor jth with $j = 1, 2$
$D_j$	diode jth with $j = 1, p, n$
$C_j$	capacitor jth with $j = 1, p, n, o$
$L_j$	inductor jth with $j = 1, 2, o$
$v_{Cj}$	instantaneous voltage of the capacitor $C_j$
$i_{Lj}$	instantaneous current of the inductor $L_j$

## 1 Introduction

It is indisputable that power electronics converters are essential for processing the generated power from renewable sources. Among the DC renewable power sources, proton exchange membrane fuel cell (PEMFC) systems [1–3] and photovoltaic (PV) panels [4–6] are the most remarkable. In the design of an energy management system, there are two main requirements, besides traditional needs of the power electronics converters; (i) the wide voltage-range of operation and (ii) the requirements on the input current harmonic distortion.

The voltage-range of operation might be wide because renewable sources usually generate power at low and variable DC voltage; in the case of PV panels, issues concerned with the voltage

gain can be alleviated if configurations of series-connected panels are employed [4, 7]. This approach can increase the voltage, nevertheless, the MPPT algorithms can be affected under partial shading conditions. In PEMFC applications, it is slightly more complicated to achieve a useful voltage level by means of several fuel cells. In this case, a power electronics converter is suited for obtaining the required voltage level, therefore some power processors have been already proposed, such as those reported in [1, 2]. In [7] a scheme, suited for renewable energy applications, incorporating battery-integrated DC–DC converters and derived from the basic power converters, has been proposed. Out of several studies, it can be observed that the concept of multi-input is taking significant relevance for schemes with more than one renewable power source; this kind of configurations gives the possibility of hybrid microgrids [8]. The study reported in [9] presented several multi-input converters, showing a well performance of two sources. Nonetheless, in the aforementioned approaches the input current ripple is still presented.

On the other hand, it is evident that the output voltage has to be regulated over a wide range, given the different levels. For example, the output voltage of the FC in [10] varies from 43 V at open circuit to 26 V at maximum load. This voltage is relatively low if it is considered that a grid-tie inverter may be fed with 200 V, the DC–DC converter must boost the voltage in the full operation range and regulate the output voltage under variations of the input voltage. The required voltage gain for such an application varies from 4.6 (43 V input and 200 V output) to 7.7 (26 V input and 200 V output).


The most common topology employed to increase the voltage is the traditional boost converter [11–13] whose static gain is well-known  $G_B = 1/(1 - D)$ . However, there are certain cases when it does not comply with the requirement of high voltage gain since its actual gain is limited due to the equivalent series resistance (ESR) of inductors and on-state resistance of MOSFETs as well as the commutation phenomena [3]. The problem of high gain can be partially alleviated by employing coupled inductors to extend the

static gain, such as in [14–16]. In [17] a converter based on two switches and a three-winding coupled inductor with a transformation ratio of  $n$  is presented. It possesses high efficiency and has an extra gain of  $(n + 1)$ . This gain is even increased by means of a voltage extension cell for recycling inductor energy by a factor of  $(n + 2)$  [15]. Another interesting topology based on coupled inductors is the quasi-Z-source configuration [16] which provides an extra gain of  $G_B = (1 - D)/(1 - 2D)$ . Besides, the efficiency can be increased employing soft-switching strategies [15] but a high number of components is required.

Most brands of commercial pulse width modulation (PWM) circuits do not warrant a duty cycle  $>0.85$  [13]. In that case, the voltage gain cannot be  $>6.67$  for the conventional boost converter. Therefore, the discussed example, in which the maximum gain is 7.7 cannot be achieved with the traditional boost converter. Alternatively, a great number of topologies has been proposed [1, 18–22]; the key idea consists of incorporating an extra gain in cascade connection at the output of the conventional boost converter. Typically, the multiplier cells, constituted by pairs of diode–capacitor [18], have been employed, however as the number of cells increases so do the power losses [18]. The converter proposed in [19] is able to draw reduced input current ripple by adding extra components to the single-transistor conventional boost converter. However, its gain is only doubled, nonetheless the semiconductor stress is also kept low. The converter proposed in [22] is able to extract ripple-free current from the power source, however it does not possess the buck–boost capability. Other converter topologies with the capability of cancelling part of the switching ripple, are available in the literature, for example [20] presents a buck–boost and [22] presents a boost converter, both with the capability of cancelling part of the input current ripple, with the switching functions of their transistors. Some exiting topologies, belonging to the same member of the converter family, along with the proposed topology are presented in Fig. 1.

Another plausible solution is the use of quadratic converters [23–28], in which the voltage gain contains a quadratic term ( $G_B^2$ ) and then a larger gain is expected for the same duty cycle. A recently observed tendency shows that when the power rating of FC is increasing, the output voltage reaches larger levels, too. There are FCs that exhibit nominal voltages  $>100$  V, see e.g. [29, 30]. If the tendency continues, the development of converters with the capability of either increasing or decreasing the output voltage may be required for FC applications. Those reasons make a convert with buck–boost operation capability very convenient. The single-switch circuit proposed in [23] employs a buffer capacitor for coupling two converter obtaining a quadratic gain, however no current ripple-free is achieved. The circuit presented in [24] employs the concept of reduced redundant power processing which consists of cascading two three-port cells for obtaining a family of quadratic converters. Even though the converter's gain is quadratic, its terms are rather more elaborated than the classical. Nevertheless, the control strategy was successfully tested in [25]. The coupled inductor configuration also has been covered, providing an extra degree of freedom, such as in [27]. For applications where the step-down conversion is required, the topology showed in [31] is suited, since it contains a single quadratic term in the numerator.

After the wide voltage-range operation, the second big challenge for renewable energy harvesting is the need of draining a current with low harmonic distortion, since a large current ripple drawn from a renewable source reduces its efficiency and lifespan [32]. Therefore, it is highly advised to employ a power converter whose input current ripple is as small as possible. There are solutions based on magnetic coupling [33–36], either a passive filter [33] or the modification of a converter by combining it with the coupled inductor [34–36], but this manuscript focusses on non-coupled solutions which can be implemented with devices off-the-shelves. Converter proposed in [37] offers a non-coupled solution, however, it does not have quadratic gain and it cannot achieve ripple-free input current. Furthermore, the proposed topology can be also combined with a passive filter to have a further reduction of the input current ripple.



**Fig. 1** Quadratic boost converter topologies

(a) Topology presented in [20], (b) Topology presented in [21], (c) Topology presented in [22], (d) Proposed topology

This work proposed a converter with wide voltage range of operation and low input current ripple. The main contribution of the manuscript is the proposition of the topology and the definition of switching functions in transistors, to perform a cancellation in an important percentage of the input current ripple, this allows to reduce the size of inductors compared to converters without current ripple cancellation capability.

The rest of the paper contains the proposed topology in Section 2 and then it is analysed in order to validate its effectiveness in Section 3. Although major design considerations are provided on Section 4. An efficiency comparison with existing power converters is performed in Section 5. The theoretical analysis is validated via simulation and experimentation whose results are reported in Sections 6 and 7, respectively. Finally, conclusions close the paper.

## 2 Proposed converter topology

The proposed structure of the converter, shown in Fig. 1d, is derived from the cascade configuration of a modified version of the traditional boost converter [38, 39] constituted by  $Q_1$ ,  $D_1$ ,  $L_1$  and  $C_1$ ,

and a modified boost converter which has been hybridised with a voltage multiplier and a low pass filter (LPF), and is constituted by  $Q_2$ ,  $L_2$ ,  $C_p$ ,  $C_n$ ,  $D_p$ ,  $D_n$ ,  $L_o$ , and  $C_o$ . Although the first part of the converter is a boost-type, it feeds the rest of the converter, which is the voltage at the node  $v_a = v_d - v_{C_1}$ . This latter capability is very useful when the variable output voltage from a renewable source overpasses the voltage required by the load.

Both switches,  $Q_1$  and  $Q_2$  in Fig. 1d, are activated synchronously. The direction of currents and polarities of voltages are indicated in the positive direction.

### 2.1 Equivalent circuit states

Since switches are simultaneously controlled only two different equivalent circuits states are obtained. Due to the operation of the converter, the capacitors of the voltage multiplier  $C_p$  and  $C_n$  have the same voltage, therefore their voltage can be indicated as  $v_C$ , see Fig. 2.


**Active state:** When transistors are turned on, diodes get reverse biased;  $D_1$  is reverse biased with the voltage across capacitor  $C_1$ . Diodes  $D_p$  and  $D_n$  get reverse biased with the voltage across  $C_p$  and  $C_n$ , respectively. Considering that the transistors behave as short circuits in this state, and diodes as open circuits, the converter can be represented with the equivalent circuit shown in Fig. 2a. The inductor  $L_1$  is directly connected to the input voltage  $v_d$ . Therefore, its currents is increasing at rate of  $(v_d/L_1)$ . As will be shown in Section 3, in steady state, the voltage across  $C_1$  is larger than the input voltage, this causes that the current through  $L_2$  also rises with a slope of  $(v_{C_1} - v_d)/L_2$ . Moreover, capacitors of the voltage multiplier ( $C_p$  and  $C_n$ ) are connected in series, feeding the LPF with  $(2v_C)$  volts.

**Inactive state:** During this time interval, transistors are turned off, which makes all diodes conduct. Diode  $D_1$  closes to drain the current through  $L_1$ , and diodes  $D_p$  and  $D_n$  close to drain the current through  $L_o$ . Since transistors behave as open circuits and diodes as short circuits in this state, the converter can be represented with the equivalent circuit in Fig. 2b. In this case, capacitors of the voltage multiplier are getting charged and connected in parallel, this justifies the statement of  $v_{C_p} = v_{C_n}$ . Note that the load resistor has been drawn oppositely for a better appreciation.

By applying the Kirchhoff current law in the lower or ground node, the input current can be expressed as (1).

$$i_d = i_{L_1} - i_{L_2}. \quad (1)$$

Equation (1) makes the input current ripple cancellation possible.



**Fig. 2** Equivalent circuits of the proposed topology  
(a) For the active state, (b) For the inactive state

### 3 Analysis of the proposed converter

Since one of the main contributions of the proposed topology is to draw free-ripple input current from the renewable source, only the continuous conduction mode (CCM) is suggested for achieving the lowest possible input current ripple at nominal operation. Therefore, the analysis of the proposed converter is explained next. If zero value of the input current ripple is desired, currents through inductors may feature triangular waveforms, that is, with a non-zero value. Thus, CCM is only taken into account for the analysis of the proposed topology. In order to obtain the mathematical expressions, the elements are taken as ideal components. For the CCM, inductors equations are:

$$L_1 \frac{di_{L_1}}{dt} = d(v_d) + (1-d)(v_d - v_{C_1}), \quad (2a)$$

$$L_2 \frac{di_{L_2}}{dt} = d(v_{C_1} - v_d) + (1-d)(v_{C_1} - v_d - v_C), \quad (2b)$$

$$L_o \frac{di_{L_o}}{dt} = d(2 \cdot v_C - v_o) + (1-d)(v_C - v_o), \quad (2c)$$

where the voltage  $v_C$  is the voltage across  $C_p$  and  $C_n$ .

Equations (2a)–(2c) are obtained by applying the averaging technique [11]. The first term is the duty cycle  $d$  multiplied by the voltage across each inductor during the active state, see Fig. 2a. And the second term is the complement of the duty cycle  $(1-d)$  multiplied by the voltage of the inductor during the inactive state, see Fig. 2b.

Since the average voltage, over a commutation period, on each inductor is zero, (2a)–(2c) can be reorganised in order to obtain the voltage across each capacitor which depends on the values of  $v_d$  and  $d$ , as (3a)–(3c), shows. Following a convenient notation, those variables for the input voltage,  $v_d$ , and the duty cycle,  $d$ , are capitalised which indicates average values.

$$V_{C_1} = V_d \cdot \frac{1}{(1-D)}, \quad (3a)$$

$$V_C = V_d \cdot \frac{D}{(1-D)^2}, \quad (3b)$$

$$V_{C_o} = V_d \cdot D \cdot \frac{(1+D)}{(1-D)^2}. \quad (3c)$$

As can be seen from (3a), the voltage across  $C_1$  has the same gain as that of the conventional boost converter ( $G_B$ ). The voltage from the upper node of the first converter indicated as  $v_a$  in Fig. 1d, is measured from that point to the ground, it is equal to  $(v_d - v_{C_1})$ , since  $v_{C_1}$  is larger than  $v_d$  [see (3a)],  $v_a$  is a negative voltage. Capacitors  $C_p$  and  $C_n$  contain a voltage produced by the cascade connection of a boost and a buck–boost  $G_{bB}$  converters (3b). Finally, the total output voltage is the cascade connection of a boost, a buck–boost, and a factor of  $(D+1)$  as presented in (3c). This connection is not totally arbitrary but they are properly accommodated such that the input current ripple can be reduced or even totally cancelled which is analysed in Section 4.1. In this manner, the state space equations can be written as in (4).

(see (4))

(see (5a))

$$L_2 \frac{di_{L_2}}{dt} = d(v_{C_1} - r_{L_2}i_{L_2} - r_{on_2}i_{S_2} - v_d) + (1-d)(v_{C_1} - v_d - v_C - r_{L_2}i_{L_2}), \quad (5b)$$

$$L_o \frac{di_{L_o}}{dt} = d(2 \cdot v_C - r_{L_o}i_{L_o} - r_{on_2}i_{S_2} - v_o) + (1-d)(v_C - r_{L_o}i_{L_o} - v_o). \quad (5c)$$

$$\frac{d}{dt} \begin{bmatrix} i_{L_1} \\ i_{L_2} \\ i_{L_o} \\ v_{C_1} \\ v_C \\ v_{C_o} \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & -\frac{(1-d)}{L_1} & 0 & 0 \\ 0 & 0 & 0 & \frac{1}{L_2} & -\frac{(1-d)}{L_2} & 0 \\ 0 & 0 & 0 & 0 & \frac{(1+d)}{L_o} & -\frac{1}{L_o} \\ \frac{(1-d)}{C_1} & -\frac{1}{C_1} & 0 & 0 & 0 & 0 \\ 0 & \frac{(1-d)}{C} & -\frac{1}{C} & 0 & 0 & 0 \\ 0 & 0 & \frac{1}{C_o} & 0 & 0 & -\frac{1}{RC_o} \end{bmatrix} \begin{bmatrix} i_{L_1} \\ i_{L_2} \\ i_{L_o} \\ v_{C_1} \\ v_C \\ v_{C_o} \end{bmatrix} + \begin{bmatrix} \frac{1}{L_1} \\ -\frac{1}{L_2} \\ 0 \\ 0 \\ 0 \\ 0 \end{bmatrix} v_d \quad (4)$$

$$L_1 \frac{di_{L_1}}{dt} = d(v_d - (r_{on1} + r_{L_1}) \cdot i_{L_1}) + (1-d)(v_d - v_{C_1} - r_{L_1} \cdot i_{L_1}), \quad (5a)$$

Among the several techniques of getting a dynamic model of converter [11, 40, 41], the simplified analysis of the converter using the model of PWM switches is used, this method consists of substituting transistors and diodes with controlled current and voltage sources, according to their respective average current and voltage in terms of the duty cycle and the state variables of the converter [11, 40, 41]. In this case, the application of the method leads to the dynamical model in Fig. 3. This model can be further manipulated to get the model with the equivalent DC-transformers [11] if required.

### 3.1 Comparison with similar topologies

Topologies that share the input current ripple capability are taken for comparison proposes. The conventional interleaved boost converter has the same gain as that of the traditional boost converter [42]. However, it does not possess the buck conversion capability which is disadvantageous in some applications. The converter with multiplier cells is an alternative option for obtaining a high gain, according to the number of cells. Depending on the number of stages, the input voltage can be a multiplier by an  $n$  factor. Nevertheless, conduction losses significantly increase [18]. The QBB proposed in [43] that possesses higher gain given its quadratic term besides the buck–boost conversion and input current ripple cancellation capabilities is taken as reference. Converters presented in [20, 21] possess the buck–boost (BB) conversion capability, as well as, the input current ripple cancellation. Their main features are taken as comparison. Fig. 4 shows the ideal voltage gains for the various converters employed for comparison, the proposed converter can both buck and boost the input voltage, allowing a wider voltage operating range besides it possesses a quadratic gain which increases more rapidly than that of the others. Additionally, Table 1 shows the comparison of converters in terms of number of components and their capability of cancelling the input current ripple. Similarly, Table 2 presents the comparison of converters in terms of voltage gain, and voltage and current stress on switches and diodes. For a specific value of  $D = 50\%$ , the QBB converter presented in [43] reaches a gain of two whereas the proposed converter can reach a gain of three. However, for values of duty cycle beyond 50% of the proposed converter has the highest gain of all of them.




Fig. 3 Average equivalent circuit of the proposed converter




Fig. 4 Comparison of the voltage of the proposed converter against other existing topologies

Table 1 Elements quantity comparison

Parameter	Quadratic buck–boost in [20]	Quadratic buck–boost in [21]	Boost converter in [22]	Proposed quadratic buck–boost
inductors	2	2	3	3
capacitors	2	2	3	4
transistors	2	2	2	2
diodes	2	2	2	3
input current ripple cancellation	yes	no	yes	yes

### 3.2 Analysis under real conditions

Even though the output voltage can be calculated by means of (3a)–(3c), a more realistic approximation is needed for estimating the actual output voltage. Therefore, the parasitic elements of the inductors ( $r_{Lj}$ ) as well as the on-resistance of the transistors ( $r_{on}$ ) are taken into account. From the equivalent circuits of the different states, expressions of (2a)–(2c) can be rewritten considering the aforementioned resistive elements, resulting (5a)–(5c).

Note that  $i_{S_2} = i_{L_2} + i_{L_o}$ , which is readily deduced from the scheme of Fig. 1d during the on-state or equivalently  $q(t) = 1$ .

Moreover, for obtaining the average inductors currents a procedure described in [11] can be followed. Therefore, the dynamic capacitors currents can be employed, as described below

$$C_1 \frac{dv_{C_1}}{dt} = d(-i_{L_2}) + (1-d)(i_{L_1} - i_{L_2}), \quad (6a)$$

$$C_p \frac{dv_{C_p}}{dt} = d(-i_{L_o}) + (1-d)(i_{L_2} - i_{C_n} - i_{L_o}), \quad (6b)$$

$$C_n \frac{dv_{C_n}}{dt} = d(-i_{L_o}) + (1-d)(i_{L_2} - i_{C_p} - i_{L_o}), \quad (6c)$$

$$C_o \frac{dv_{C_o}}{dt} = d(i_{L_o} - i_o) + (1-d)(i_{L_o} - i_o). \quad (6d)$$

It can be readily seen from (6d) that  $I_{L_o} = I_o$ , averaging the rest of the inductors currents over a period in (7a)–(7c) results

$$I_{L_1} = \frac{1+D}{(1-D)^2} \cdot I_o, \quad (7a)$$

$$I_{L_2} = \frac{1+D}{(1-D)} \cdot I_o, \quad (7b)$$

$$I_{L_o} = I_o. \quad (7c)$$

Besides, the ideal inductors currents are found as a function of the output voltage  $V_o$  and the load resistor  $R$ . By recognising that the output current is found given the input and output voltages, as below

$$I_o = \frac{V_o}{R}, \quad (8a)$$

$$I_o = \frac{V_d}{R} \cdot \frac{(1+D)}{(1-D)^2} \cdot D. \quad (8b)$$

The variables  $D_p = (1+D)$  and  $D_n = (1-D)$  will be introduced in order to avoid notational clutter. By substituting (8a) and (8b) into (5), averaging over a switching period  $T_s$ , and solving for the capacitor's voltages, results in

$$V_{C_1} = \frac{1}{D_n} [V_d - (r_{L_1} + r_{on_1}D) \cdot I_{L_1}], \quad (9a)$$

$$V_C = \frac{1}{D_n} [V_{C_1} - V_d - (r_{L_2} + r_{on_2}D)I_{L_2} - r_{on_2}DI_{L_o}], \quad (9b)$$

$$V_o = V_C \cdot D_p - (r_{L_o} + r_{on_2}D) \cdot I_{L_o} - r_{on_2}D \cdot I_{L_o}. \quad (9c)$$

Finally, the actual output voltage is found by substituting the corresponding values of capacitor voltages into (9c), as shown below

$$V_o = V_d \frac{D \cdot D_p}{D_n^2} \left( 1 - r'_{L_1} \frac{D_p^2}{D_n^4} - r'_{L_2} \frac{D_p^2}{D_n^2} - r'_{L_o} - r'_{on_1} \frac{D_p^2}{D_n^4} D - r'_{on_2} \frac{4D}{D_n^2} \right) \quad (10)$$

Where the parasitic elements have been defined as  $r'_j = (r_j/R)$  with  $j = L_1, L_2, L_o, On_1$ , and  $On_2$  for the inductors  $L_1, L_2$ , and  $L_o$ , and transistors  $S_1$  and  $S_2$ , respectively. It is worth mentioning that the ideal gain, expressed in (3c), is retrieved when the resistive elements are set to zero, ( $r'_j = 0$ ).

## 4 Design considerations

From Fig. 1d, by applying the Kirchhoff current law in the lower node, it can be observed that the input current  $i_d$  is equal to the inductor  $L_1$  current  $i_{L_1}$  minus the inductor  $L_2$  current  $i_{L_2}$ , also indicated in (1). An interesting behaviour can be observed in Fig. 2, when switches are On [see Fig. 2a]. The current  $i_{L_1}$  rises, getting charged with a slope equal to  $(v_d/L_1)$ , while the current in inductor  $L_2$  decreases, its voltage is equal to  $(v_d - v_{C_1})$ . However, as can be seen in (3a),  $v_{C_1}$  is larger than  $v_d$ . It is worth mentioning that when one inductor current ripple increases, the other one decreases. They are  $180^\circ$  out of phase from the input point of view (1)

$$\Delta i_d = \Delta i_{L_1} - \Delta i_{L_2}. \quad (11)$$

The strategy for getting null (low) input current ripple consists of employing the current slopes of inductors  $L_1$  and  $L_2$  in such a way that they are cancelled (reduced) with each other.

### 4.1 Input current with low ripple

From Fig. 2, the current ripple in  $L_1$  can be expressed from the current slope when switches are On. The voltage across  $L_1$  is equal to  $V_d$  (considering the small ripple approximation [11]) and, its current slope is  $V_d/L_1$ . Fig. 2a holds during a time  $DT_s$ , then, the peak-to-peak current or total variation in the current of  $L_1$  can be expressed by (12a).

**Table 2** Comparison of topologies parameters

Parameter	Quadratic buck–boost in [20]	Quadratic buck–boost in [21]	Boost converter in [22]	Proposed quadratic buck–boost
voltage gain	$\left(\frac{D}{1-D}\right)^2$	$\left(\frac{D}{1-D}\right)^2$	$\frac{1}{D(1-D)}$	$\frac{D(1+D)}{(1-D)^2}$
voltage stress				
switch 1	$\frac{1}{1-D}V_d$	$\frac{1}{1-D}V_d$	$\frac{1}{D}V_d$	$\frac{1}{1-D}V_d$
switch 2	$\frac{D}{(1-D)^2}V_d$	$\frac{D}{(1-D)^2}V_d$	$\frac{1}{1-D}V_d$	$\frac{D}{(1-D)^2}V_d$
diode 1	$\frac{1}{1-D}V_d$	$\frac{1}{1-D}V_d$	$\frac{1}{D(1-D)}V_d$	$\frac{1}{1-D}V_d$
diode 2	$\frac{D}{(1-D)^2}V_d$	$\frac{D}{(1-D)^2}V_d$	$\frac{1}{1-D}V_d$	$\frac{D}{(1-D)^2}V_d$
diode 3	—	—	—	$\frac{D}{(1-D)^2}V_d$
current stress				
switch 1	$\frac{1}{1-D}I_o$	$\frac{D}{(1-D)^2}I_o$	$\frac{1}{D}I_o$	$\frac{1+D}{(1-D)^2}I_o$
switch 2	$\frac{D}{(1-D)^2}I_o$	$\frac{1}{1-D}I_o$	$\frac{1}{1-D}I_o$	$\frac{1+D}{1-D}I_o$
diode 1	$\frac{1}{1-D}I_o$	$\frac{D}{(1-D)^2}I_o$	$\frac{1}{D}I_o$	$\frac{1+D}{(1-D)^2}I_o$
diode 2	$\frac{D}{(1-D)^2}I_o$	$\frac{1}{1-D}I_o$	$\frac{1}{1-D}I_o$	$\frac{D}{1-D}I_o$
diode 3	—	—	—	$\frac{D}{1-D}I_o$

Similarly, the current ripple in  $L_2$  can be expressed from its current slope when switches are on, see Fig. 2a. In this case, the voltage across  $L_2$  is equal to  $V_d - V_{C_2}$  (considering the small ripple approximation [11]) and, its current slope is equal to  $(V_d - V_{C_2})/L_2$ . Fig. 2a holds during a time  $DT_s$ , the peak-to-peak current or total variation in the current of  $L_2$  can be expressed by (12b).

$$\Delta i_{L_1} = \frac{V_d}{L_1} DT_s, \quad (12a)$$

$$\Delta i_{L_2} = \frac{V_d}{L_2} \cdot \frac{D^2}{(1-D)} T_s. \quad (12b)$$

The current ripples expressed in (12a and 12b) can be used to compute the current ripple at the input side as expressed in (11). Moreover, the duty cycle  $D^*$ , at which the input current ripple is zero ( $\Delta i_d = 0$ ), can be found by making (12a) equal to (12b), which leads to

$$D^* = \frac{L_2}{L_1 + L_2}. \quad (13)$$

**4.1.1 Sizing of inductors:** Inductors are usually calculated according to a desired current ripple, with expressions similar to (12a and 12b). In this case, before choosing them, the relation among them can be calculated with (13). The operation of the converter is usually limited to a range of duty cycle; it is highly desirable than the duty cycle  $D^*$  holds within the operation range. From (13) a relation among inductors can be established in terms of the duty cycle  $D^*$  as

$$\frac{L_1}{L_2} = \frac{1 - D^*}{D^*}. \quad (14)$$

It can be noticed that one inductor value can be freely proposed, whereas the other needs to be found by employing (14). Note that as the duty ratio moves away from the optimal value  $D^*$ , the current ripple will be increased as well. Nevertheless, a static operating point is expected in the steady state, having zero current ripples during normal operation. Current ripple in other operation points can be calculated from (11) and (12).

**4.1.2 Continuous conduction mode:** As explained in Section 2.1, the current through diodes  $D_p$  and  $D_n$  are equal during the entire switching period. During the off-state interval, the current of  $L_2$

$$i_{L_2} = i_{D_p} + i_{C_p}, \quad (15a)$$

$$i_{L_2} = i_{D_p} + (i_{D_n} - i_{L_o}). \quad (15b)$$

Moreover, defining  $i_D = i_{D_p} = i_{D_n}$  and solving for each diode current, results:

$$i_D = \frac{i_{L_2} + i_{L_o}}{2}. \quad (16)$$

Averaging (16) over a switching period and employing the average inductor currents given in (7) and taking the current ripples into account, produces, respectively

$$I_D = \frac{I_o}{(1-D)}, \quad (17a)$$

$$\Delta i_D = -\frac{D^2 V_d \cdot T_s}{2 \cdot (1-D)} \left( \frac{1}{L_o} + \frac{1}{L_2} \right). \quad (17b)$$

Similarly as occurred in [22], the CCM is ensured on the assumption that  $i_D$  is positive for the turn-off interval, that is

$[(1-D) \cdot T_s]$ . The current ( $i_B$ ) represents the load current for the boundary condition, note that it decreases to zero at the end of the  $(1-D) \cdot T_s$  interval, observe Fig. 5. The converter will enter in the discontinuous conduction mode if the load is reduced.

Furthermore, (16) is expressed in terms of current ripples of  $L_o$  and  $L_2$ , such as

$$\Delta i_D = \frac{\Delta i_{L_o} + \Delta i_{L_2}}{2}. \quad (18)$$

The minimum value of inductors  $L_o$  and  $L_2$ , for guaranteeing the CCM, are found by employing (2a)–(2c), (3a)–(3c), (17a) and (17b) and (18).

$$L_{eq} \geq \frac{D \cdot (1-D)^2 \cdot R}{4 \cdot (1+D) \cdot F_s}. \quad (19)$$

where  $L_{eq}$  is the parallel equivalent of  $L_o$  with  $L_2$  which can be computed as  $L_{eq} = ((L_o \cdot L_2)/(L_o + L_2))$  and  $F_s = 1/T_s$  is the switching frequency.

## 4.2 Sizing of capacitors

For specific voltage ripple on capacitors, (6a)–(6d) and (7a)–(7c) are used to calculate the various capacitor values

$$\Delta V_{C_1} = \frac{V_o}{R \cdot C_1} \cdot \frac{D \cdot (1+D)}{(1-D) \cdot F_s}, \quad (20a)$$

$$\Delta V_C = \frac{V_o}{R \cdot C} \cdot \frac{D}{F_s}. \quad (20b)$$

where  $C$  has been defined for the capacitors of the multiplier stage as  $C = C_p = C_n$ .

## 5 Power loss analysis

Converters with similar features are taken for comparison. Therefore, converters presented in [20, 43] are simulated under the same conditions and power rating.

By following the procedure describe in the literature [11, 37], the power losses distributed in the various components are summarised in Table 3. Where  $P_{Loss}^{SW,cond}$ ,  $P_{Loss}^{SW,switch}$ ,  $P_{Loss}^D$ ,  $P_{Loss}^L$ , and  $P_{Loss}^C$  are the conduction losses for transistors, switching losses for transistors, conduction losses of diodes, losses due to the ESR on inductors and capacitors, respectively.

As can be observed, the proposed converter takes advantage over the QBB of [20] since the low ripple input current makes the inductors loss keep at minimum. However, for low values of duty ratio, the conducting losses on  $D_1$  are increased, since it has to conduct the current during the interval  $(1-D)T_s$ . Compared to the QBB of [43], with identical values of inductors ( $L_1$  and  $L_2$ ), the proposed converter is able to deliver the same amount of power at lower duty ratio. This is possible due to the multiplier cell. Moreover, if inductors were properly selected, by means of (13),





Fig. 5 Current through diodes at the boundary condition

**Table 3** Efficiency and loss comparison: rated at an output power of 250 W, and  $R = 270 \Omega$ 

Loss	QBB [20]		QBB [43]		Proposed	
	$\eta = 92.23\%$ (%)	(W)	$\eta = 93.12\%$ (%)	(W)	(%)	(W)
$P_{Loss}^{SW,cond}$	0.70	1.75	0.6	1.50	0.7	1.75
$P_{Loss}^{SW,switch}$	2.10	5.25	1.13	2.82	1.1	2.75
$P_{Loss}^D$	1.10	2.75	1.15	2.87	1.4	3.5
$P_{Loss}^L$	3.50	8.75	3.6	9.00	1.6	4.0
$P_{Loss}^C$	0.37	0.92	0.4	1.00	0.3	0.75
$P_{Loss}^{Total}$	7.77	19.42	6.88	17.2	5.10	12.75

**Table 4** Parameters of the various devices

Symbol	Value
power components	
$v_d$	10 V
$L_1$	33 $\mu$ H (1140-330K-RC)
$L_2$	82 $\mu$ H (1140-820K-RC)
$L_o$	100 $\mu$ H (1140-101K-RC)
$C_1, C_{(p,n)}, C_o$	100 $\mu$ F
$R$	65 $\Omega$
ESRs	
$r_{L1}, r_{L2}$	15, 11 m $\Omega$
$r_{L_o}$	25 m $\Omega$
$r_{onT1}$	5.9 m $\Omega$
$r_{onT2}$	6.2 m $\Omega$
commanding signal	
$D$	71.3%
$F_s$	50 kHz
devices	
MCU	ATmega328p
$S_1$	IPA075N15N3
$S_2$	TK56A12N1
$D_1$	DSS16-01A
$D_{(p,n)}$	NTST20U100CTG
gate drivers	A3120

**Fig. 6** Presence of ripple in the current ripple

with a higher value of the duty ratio ( $D > D^*$ ), zero input current ripple would not be possible.

## 6 Numerical validation

The proposed converter has been simulated in the SimPowerSystems environment of Matlab, with the aim of proving the theoretical approach. Also, a laboratory-scale prototype was set up, considering the parameters listed in Table 4. First, a simulation was run by setting values of inductors  $L_1 = L_2 = 33 \mu$ H and with  $D = 73\%$ . Voltages keep without changes, therefore only currents are presented in Fig. 6. Clearly, there is no cancellation ripple at the input current.

In order to corroborate the effectiveness of the proposed switching strategy, inductors have been selected as  $L_1 = 33 \mu$ H and  $L_2 = 82 \mu$ H. Fig. 7 shows the simulation results for a specific duty ratio of about 71.3%, found by (13).

Fig. 7 contains the inductors and input currents. The input current does not possess ripple while  $i_{L1}$  and  $i_{L2}$  are represented by triangular waveforms. The current through the LPF inductor has been included as well. At the bottom of the figure, the commanding signals with 71.3% of the duty cycle. Note that current of inductors  $L_1$  and  $L_2$  have the same triangular waveform. According to (1), the instantaneous value of the input current ripple is zero all the time. Also, that  $i_{L_o}$  can become negative.

The remaining waveforms are presented in Figs. 8 and 9; Fig. 8a: capacitors voltages – the output voltage, taken from the output filter capacitor  $C_o$  reaches about 130 V, feeding a load resistor of 200  $\Omega$ .  $v_{C1}$  is  $\sim 30$  V, and  $v_C = v_{Cp} = v_{Cn}$  is 70 V. Voltage and current on the switches 1 and 2 are indicated in Figs. 8b and c. Note that  $I_{S1}$  is higher than  $I_{S2}$  by a factor of  $1/(1-D)$ . Inductors voltages are shown in Fig. 9a. Since both transistors share the same switching function, voltages across the three inductors have the same polarity. Note that inductors  $L_2$  and  $L_o$  have the same voltage magnitude. Voltages and currents on diodes are also presented in Figs. 9b and c. Similarly, diodes  $D_p$  and  $D_n$  share the same parameters of voltage and current.

## 7 Experimental results


As previously said, the simulation results were validated by means of a laboratory prototype, presented in Fig. 10, with the main devices highlighted.

Experimentation was carried out utilising identical values for the simulation, given in Table 4. As can be observed in the upper oscillogram Fig. 11, both inductors current ripples have the same magnitude ( $\Delta i_{L1} = \Delta i_{L2}$ ), therefore the input current ripple is successfully cancelled, producing a flat or pure DC waveform. Also, it is important to note that the average values of such currents are different, even though ( $I_{L1} > I_{L2}$ ), it is possible to cancel their ripples at the input side, for a specific duty cycle  $D^*$ . Both results match, as expected, however, little spikes on the voltage appear due to the commutation phenomena and the high-frequency noise, which can be eliminated employing some snubber nets or omitted.


Figs. 12 and 13 show the rest of the registered parameters. Fig. 12a contains the capacitors and input voltage. As expected,  $C_p$  and  $C_n$  have the same magnitude voltage, output capacitor voltage matches the predicted value by means the simulation, as well. However, small voltage spikes appeared on switches 1 and 2, even though nets snubbers were employed, Figs. 12b and c. Inductors voltage and parameters diodes  $D_1$  and  $D_{(p,n)}$  are shown in Figs. 13b and c, respectively. As predicted, losses are concentrated on  $D_1$ . Whereas diodes  $D_{(p,n)}$  do not contribute significantly with the power losses.

## 8 Conclusion

A buck–boost power converter that possesses the main features of a wide voltage range of operation and low input current ripple was proposed. The converter has the quadratic gain which is further increased by a multiplier cell that shares a diode–capacitor pair as part of a conventional boost converter. The proposed topology also possesses the bucking capability which results convenient for




**Fig. 7** Simulation key waveforms of the proposed converter




**Fig. 8** Simulation waveforms of capacitors and switches

(a) Capacitors and input voltage, (b) Voltage and current of switch 1, ( $v_{S1}$ ,  $i_{S1}$ ), (c) Voltage and current of switch 2, ( $v_{S2}$ ,  $i_{S2}$ )



**Fig. 9** Simulation waveforms of inductors and diodes


(a) Inductors voltage, ( $v_{L1}$ ,  $v_{L2}$ ,  $i_{L_n}$ ), (b) Voltage and current of diode  $D_1$ , (c) Voltage and current of diodes  $D_{(p,n)}$




**Fig. 10** Picture of the prototype

renewable energy applications. The topology was deeply analysed to deduce the voltage gain. The corresponding equations for computing the various components ratings were determined. The key waveforms for cancelling the input current ripple were

presented as well. Simulation and experimental results corroborated the well performance of the proposal, showing a great matching each other. The proposal is an alternative for renewable applications, as was evidenced by the comparison performed.




**Fig. 11** Experimental key waveforms of the proposed converter



**Fig. 12** Experimental waveforms of capacitors and switches

(a) Capacitors and input voltage, (b) Voltage and current of switch 1, ( $v_{S1}$ ,  $i_{S1}$ ), (c) Voltage and current of switch 2, ( $v_{S2}$ ,  $i_{S2}$ )



**Fig. 13** Experimental waveforms of inductors and diodes

(a) Inductors voltage, ( $v_{L1}$ ,  $v_{L2}$ ,  $v_{L_o}$ ), (b) Voltage and current of Diode  $D_1$ , (c) Voltage and current of Diodes  $D_{(p,n)}$

## 9 Acknowledgments

The authors would like to thank TECNOLÓGICO NACIONAL DE MÉXICO for supporting this research under Grant: 6689.18--P.

## 10 References

- [1] Bi, H., Jia, C.: 'Common grounded wide voltage-gain range dc-dc converter for fuel cell vehicles', *IET Power Electron.*, 2019, **12**, (5), pp. 1195–1204
- [2] Fuzato, G.H.F., Aguiar, C.R., Bastos, R.F., et al.: 'Evaluation of an interleaved boost converter powered by fuel cells and connected to the grid via voltage source inverter', *IET Power Electron.*, 2018, **11**, (10), pp. 1661–1672
- [3] Naik, M.V., Samuel, P.: 'Analysis of ripple current, power losses and high efficiency of DC-DC converters for fuel cell power generating systems', *Renew. Sust. Energy Rev.*, 2016, **59**, pp. 1080–1088
- [4] Zhang, X., Zhao, T., Mao, W., et al.: 'Multilevel inverters for grid-connected photovoltaic applications: examining emerging trends', *IEEE Power Electron. Mag.*, 2018, **5**, (4), pp. 32–41
- [5] Heydari, M., Khoramikia, H., Fatemi, A.: 'High-voltage gain SEPIC-based DC-DC converter without coupled inductor for PV systems', *IET Power Electron.*, 2019, **12**, (8), pp. 2118–2127
- [6] Rivera-Espinosa, M. del Rosario, Alejandro-López, A.Y., Pedraza-Barrón, J.E., et al.: 'A high step-up DC-DC converter with MPPT for PV application'. 2017 IEEE Int. Autumn Meeting on Power, Electronics and Computing (ROPEC), Ixtapa, Mexico, November 2017, pp. 1–6
- [7] Seyed Mahmoodieh, M.E., Deihimi, A.: 'Battery-integrated multi-input step-up converter for sustainable hybrid energy supply', *IET Power Electron.*, 2019, **12**, (4), pp. 777–789
- [8] Ahmad, A., Bussa, V.K., Singh, R.K., et al.: 'Quadratic boost derived hybrid multi-output converter', *IET Power Electron.*, 2017, **10**, (15), pp. 2042–2054
- [9] Haghghighian, S.K., Tohidi, S., Feyzi, M.R., et al.: 'Design and analysis of a novel SEPIC-based multi-input DC/DC converter', *IET Power Electron.*, 2017, **10**, (12), pp. 1393–1402
- [10] MT: 'Nexa (310-0027) power module user's manual'. Available at faculty.stust.edu.tw/wcchang/MAN5100078.pdf
- [11] Erickson, R.W., Maksimovic, D.: 'Fundamentals of power electronics' (Springer, USA, 2001)
- [12] Rosas-Caro, J.C., Ramirez, J.M., Peng, F.Z., et al.: 'A DC-DC multilevel boost converter', *IET Power Electron.*, 2010, **3**, (1), pp. 129–137
- [13] Lenk, R.: 'Practical design of power supplies' (IEEE-Press, USA, 2005)
- [14] Shaneh, M., Niroomand, M., Adib, E.: 'Non-isolated interleaved bidirectional DC-DC converter with high step voltage ratio and minimum number of switches', *IET Power Electron.*, 2019, **12**, (6), pp. 1510–1520
- [15] Babaei, E., Abbasnezhad, A., Sabahi, M., et al.: 'Analysis and design of a soft-switching boost DC/DC converter', *IET Power Electron.*, 2017, **10**, (11), pp. 1353–1362

- [16] Patidar, K., Umarikar, A.C.: 'High step-up pulse-width modulation DC–DC converter based on quasi-z-source topology', *IET Power Electron.*, 2015, **8**, (4), pp. 477–488
- [17] Li, F., Liu, H., Zhang, C., *et al.*: 'Novel high step-up dual switches converter with reduced power device voltage stress for distributed generation system', *IET Power Electron.*, 2017, **10**, (14), pp. 1800–1809
- [18] Axelrod, B., Berkovich, Y., Shenkman, A., *et al.*: 'Diode-capacitor voltage multipliers combined with boost-converters: topologies and characteristics', *IET Power Electron.*, 2012, **5**, (6), pp. 873–884
- [19] Al-Saffar, M.A., Ismail, E.H.: 'A high voltage ratio and low stress DCDC converter with reduced input current ripple for fuel cell source', *Renew. Energy*, 2015, **82**, (Suppl. C), pp. 35–43, International Conference on Renewable Energy: Generation and Applications (ICREGA 2014)
- [20] Rosas-Caro, J.C., Valdez-Resendiz, J.E., Mayo-Maldonado, J.C., *et al.*: 'Quadratic buck–boost converter with positive output voltage and minimum ripple point design', *IET Power Electron.*, 2018, **11**, (7), pp. 1306–1313
- [21] Rosas-Caro, J.C., Sanchez, V.M., Valdez-Resendiz, J.E., *et al.*: 'Quadratic buck–boost converter with positive output voltage and continuous input current for PEMFC systems', *Int. J. Hydrog. Energy*, 2017, **42**, (51), pp. 30400–30406
- [22] García-Vite, P.M., del Rosario Rivera-Espinosa, M., Alejandro-López, A., *et al.*: 'Analysis and implementation of a step-up power converter with input current ripple cancellation', *Int. J. Circuit Theory Appl.*, 2018, **46**, pp. 1338–1357
- [23] Ye, Y.-m., Cheng, K.W.E.: 'Quadratic boost converter with low buffer capacitor stress', *IET Power Electron.*, 2014, **7**, (5), pp. 1162–1170
- [24] Loera-Palomo, R., Morales-saldaña, J.A., Palacios-Hernández, E.: 'Quadratic step-down dc-dc converters based on reduced redundant power processing approach', *IET Power Electron.*, 2013, **6**, (1), pp. 136–145
- [25] Morales-Saldana, J.A., Loera-Palomo, R., Palacios-Hernandez, E., *et al.*: 'Modelling and control of a dc-dc quadratic boost converter with R2P2', *IET Power Electron.*, 2014, **7**, (1), pp. 11–22
- [26] Reyes-Malanche, J.A., Vázquez, N., Leyva-Ramos, J.: 'Switched-capacitor quadratic buck converter for wider conversion ratios', *IET Power Electron.*, 2015, **8**, (12), pp. 2370–2376
- [27] Zhang, N., Sutanto, D., Muttaqi, K.M., *et al.*: 'High-voltage-gain quadratic boost converter with voltage multiplier', *IET Power Electron.*, 2015, **8**, (12), pp. 2511–2519
- [28] Miao, S., Wang, F., Ma, X.: 'A new transformerless buck–boost converter with positive output voltage', *IEEE Trans. Ind. Electron.*, 2016, **63**, (5), pp. 2965–2975
- [29] H. F. C. Technologies: 'Horizon fuel cell technologies web page'. Available at <https://www.horizonfuelcell.com/h-series-stacks>
- [30] Gao, D., Jin, Z., Liu, J., *et al.*: 'An interleaved step-up/step-down converter for fuel cell vehicle applications', *Int. J. Hydrog. Energy*, 2016, **41**, (47), pp. 22422–22432
- [31] Vázquez, N., Reyes-Malanche, J.A., Vázquez, E., *et al.*: 'Delayed quadratic buck converter', *IET Power Electron.*, 2016, **9**, (13), pp. 2534–2542
- [32] Choi, W., Enjeti, P.N., Howze, J.W., *et al.*: 'An experimental evaluation of the effects of ripple current generated by the power conditioning stage on a proton exchange membrane fuel cell stack', *J. Mater. Eng. Perform.*, 2004, **13**, (3), pp. 257–264
- [33] Balog, R.S., Krein, P.T.: 'Coupled-inductor filter: a basic filter building block', *IEEE Trans. Power Electron.*, 2013, **28**, (1), pp. 537–546
- [34] Nag, S.S., Mishra, S., Joshi, A.: 'A passive filter building block for input or output current ripple cancellation in a power converter', *IEEE J. Emerging Sel. Topics Power Electron.*, 2016, **4**, (2), pp. 564–575
- [35] Cheng, M., Pan, C., Teng, J., *et al.*: 'An input current ripple-free flyback-type converter with passive pulsating ripple canceling circuit', *IEEE Trans. Ind. Appl.*, 2017, **53**, (2), pp. 1210–1218
- [36] Kim, S., Do, H.: 'Soft-switching step-up converter with ripple-free output current', *IEEE Trans. Power Electron.*, 2016, **31**, (8), pp. 5618–5624
- [37] Ansari, S.A., Moghani, J.S.: 'A novel high voltage gain noncoupled inductor SEPIC converter', *IEEE Trans. Ind. Electron.*, 2019, **66**, (9), pp. 7099–7108
- [38] Rosas-Caro, J., Mayo-Maldonado, J., Valdez-Resendiz, J., *et al.*: 'Design-oriented analysis and modeling of a single-inductor continuous input-current buck–boost dc-dc converter'. 2011 Proc. World Congress on Engineering and Computer Science WCECS, San Francisco, CA, USA, 2011, pp. 1–6
- [39] Williams, B.W.: 'Generation and analysis of canonical switching cell dc-to-dc converters', *IEEE Trans. Ind. Electron.*, 2014, **61**, (1), pp. 329–346
- [40] Vorperian, V.: 'Simplified analysis of PWM converters using model of PWM switch. Continuous conduction mode', *IEEE Trans. Aerosp. Electron. Syst.*, 1990, **26**, (3), pp. 490–496
- [41] Vorperian, V.: 'Simplified analysis of PWM converters using model of PWM switch. II. Discontinuous conduction mode', *IEEE Trans. Aerosp. Electron. Syst.*, 1990, **26**, (3), pp. 497–505
- [42] Slah, F., Mansour, A., Hajer, M., *et al.*: 'Analysis, modeling and implementation of an interleaved boost dc-dc converter for fuel cell used in electric vehicle', *Int. J. Hydrog. Energy*, 2017, **42**, (48), pp. 28852–28864
- [43] Garcia-Vite, P.M., Soriano-Rangel, A., Rosas-Caro, J.C., *et al.*: 'A dc-dc converter with quadratic gain and input current ripple cancelation at a selectable duty cycle', *Renew. Energy*, 2017, **101**, pp. 431–436