

A High-PDE, Backside-Illuminated SPAD in 65/40 nm 3D IC CMOS Pixel with Cascoded Passive Quenching and Active Recharge

Lindner, Scott; Pellegrini, Sara; Henrion, Yann; Rae, Bruce; Wolf, Martin; Charbon, Edoardo

DOI

[10.1109/LED.2017.2755989](https://doi.org/10.1109/LED.2017.2755989)

Publication date

2017

Document Version

Final published version

Published in

IEEE Electron Device Letters

Citation (APA)

Lindner, S., Pellegrini, S., Henrion, Y., Rae, B., Wolf, M., & Charbon, E. (2017). A High-PDE, Backside-Illuminated SPAD in 65/40 nm 3D IC CMOS Pixel with Cascoded Passive Quenching and Active Recharge. *IEEE Electron Device Letters*, 38(11), 1547-1550. <https://doi.org/10.1109/LED.2017.2755989>

Important note

To cite this publication, please use the final published version (if applicable).
Please check the document version above.

Copyright

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Takedown policy

Please contact us and provide details if you believe this document breaches copyrights.
We will remove access to the work immediately and investigate your claim.

A High-PDE, Backside-Illuminated SPAD in 65/40-nm 3D IC CMOS Pixel With Cascoded Passive Quenching and Active Recharge

Scott Lindner^{ID}, Sara Pellegrini, Yann Henrion, Bruce Rae, Martin Wolf, and Edoardo Charbon

Abstract—We present a complete pixel based on a single-photon avalanche diode (SPAD) fabricated in a backside-illuminated (BSI) 3D IC technology. The chip stack comprises an image sensing tier produced in a 65-nm image sensor technology and a data processing tier in 40-nm CMOS. Using a simple, CMOS-compatible technique, the pixel is capable of passive quenching and active recharge at voltages well above those imposed by a single transistor whilst ensuring that the reliability limits across the gate-source (V_{GS}), gate-drain (V_{GD}) and drain-source (V_{DS}) are not exceeded for any device. For a given technology, the circuit extends the maximum excess bias that SPADs can be operated at when using transistors as quenching elements, thus improving the SPAD sensitivity, timing performance, and photon detection probability uniformity. Implemented with 2.5-V thick oxide transistors and operated at 4.4-V excess bias, the design achieves a timing jitter of 95-ps full-width at half maximum, maximum photon detection efficiency (PDE) of 21.9% at 660 nm and 0.08% afterpulsing probability with a dead time of 8 ns. This is both the lowest afterpulsing probability at 8-ns dead time and the highest peak PDE for a BSI SPAD in a 3D IC technology to date.

Index Terms—Single-photon avalanche diode, single-photon imaging, 3D image sensor.

I. INTRODUCTION

A RECENT paradigm shift in single-photon avalanche diode (SPAD) based imagers is the development of imaging ICs in 3D technologies, with the first demonstration

Manuscript received August 2, 2017; revised September 10, 2017; accepted September 16, 2017. Date of publication September 22, 2017; date of current version October 23, 2017. This work was supported in part by the National Competence Center for Biomedical Imaging and in part by STW under Grant L3SPAD. The review of this letter was arranged by Editor S. J. Koester. (Corresponding author: Scott Lindner.)

S. Lindner is with the Advanced Quantum Architecture Group, Ecole Polytechnique Fédérale de Lausanne, 1015 Lausanne, Switzerland, and also with the Biomedical Optics Research Laboratory, Department of Neonatology, University of Zurich, 8091 Zürich, Switzerland (e-mail: scott.lindner@epfl.ch).

S. Pellegrini and B. Rae are with the STMicroelectronics Imaging Division, Edinburgh, EH12 7BF, U.K.

Y. Henrion is with STMicroelectronics, F-38926 Crolles Cedex, France.

M. Wolf is with the Biomedical Optics Research Laboratory, Department of Neonatology, University of Zurich, 8091 Zürich, Switzerland.

E. Charbon is with the Advanced Quantum Architecture Group, Ecole Polytechnique Fédérale de Lausanne, 1015 Lausanne, Switzerland, and also with the Faculty of Electrical Engineering, Mathematics, and Computer Science, Delft University of Technology, NL 2628 CD Delft, The Netherlands.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2017.2755989




Fig. 1. p-well/deep n-well SPAD [6] in 65/40 nm 3D IC CMOS technology.

of a 3D IC SPAD achieved in [1]. In addition to the increase in fill-factor (FF) obtained by placing the CMOS circuitry beneath the SPAD, the technologies for the photodetector tier and CMOS processing can be chosen independently [2], thus allowing the combination of image sensor processes with high density CMOS. The disadvantage is that the maximum operating voltage of a transistor, and thus the excess bias when using a single transistor to quench and recharge, in highly scaled technologies is very limited. In technologies at 65 nm and below it is typical for thick oxide devices to be tolerant to just 2.75 V. For certain high performance SPADs [3], [4], the timing jitter and PDP can be improved greatly when biased above this voltage with only a small increase in dark count rate (DCR). Furthermore, operating at high excess bias improves the (PDP) uniformity across an array [3]. Thus, there is a pressing need for quenching and recharge circuits with a maximum excess bias voltage greater than 2.75 V.

In this letter we present a cascoded passive quenching and active recharge (PQAR) pixel which can operate at excess biases above the tolerance of a single low-voltage thick oxide transistor without the use of an area intensive poly-silicon resistor [4] or a high voltage process option [5]. The quenching and recharge circuit is coupled to a BSI SPAD in a 3D IC implementation.

II. SPAD STRUCTURE AND 3D IC TECHNOLOGY

The SPAD multiplication region is formed between the p-well and deep n-well implants, as implemented in [6],




Fig. 2. Cascoded PQAR SPAD pixel.

see Fig. 1. The data processing tier and image sensing tiers are implemented in 40 nm CMOS and a standard 65 nm BSI image sensor process technology, respectively. Connections are made between the two tiers with hybrid bonding pads (HBP) using a wafer level hybrid bonding process, as detailed in [7]. Use of 40 nm CMOS for the data processing tier raises the prospect of increasingly complex electronics and smaller pixel pitches. Better SPAD performance could be expected from less scaled, e.g. 180 nm CMOS, or custom technologies [8], however, the 65 nm BSI imaging technology was chosen as the resulting 3D IC technology can support a wider range of high volume applications, some of which have different requirements, e.g. much smaller pixel pitches or different photodetectors. Custom technologies are not necessarily incompatible with 3D IC technologies, and in the future we may see custom SPADs combined with advanced CMOS.

III. CIRCUIT OPERATION

The cascoded PQAR pixel circuit is shown in Fig. 2. The transistors M_1 - M_5 are thick oxide devices with a nominal supply voltage of 2.5 V. As in [9] and [10] the voltage range of the interface is extended with transistor M_2 , in series with M_1 . The gate of M_2 is connected to a DC bias voltage, $V_{OX,MAX}$. This is set to the maximum voltage the gate oxide can handle reliably, 2.75 V, to ensure maximum range. M_3 provides a passive quenching option for testing purposes.

The active recharge is implemented through the combination of a NOR gate, an inverter charging a MOSCAP $C_1 = 5.7$ fF and a schmitt trigger. This circuit is similar to [11], except for the charging ($I_{RECHARGE}$) and discharging ($I_{HOLD-OFF}$) currents of the inverter that are supplied via two independently controllable wide-swing cascode current mirrors, whose input current is derived from an off-chip reference. $I_{HOLD-OFF}$ is tuneable over a range of 42 nA to 1 μ A, for a dead time range of 8-100 ns.

Simulations showing key device and circuit voltages are shown in Fig. 3. When a photon is detected, the fast rising voltage at the drain of M_1 , which is off, forces M_2 into the cut-off region. The anode of the SPAD charges quickly to the SPAD excess bias voltage, V_{EB} . This voltage, which can be up to 4.4 V, is distributed between the two devices ensuring that the gate-source (V_{GS}), gate-drain (V_{GD}) and drain-source (V_{DS}) voltages of both transistors are limited to less than 2.75 V. This ensures the gate oxide integrity of the




Fig. 3. Avalanche quenching and recharge simulation showing critical circuit voltages.




Fig. 4. (a) Pixel test structures micrograph showing two 18.36 μ m pitch pixels separated by 11 μ m gap, (b) Array format, fill-factor is 74.37% (c) Pixel circuit layout.

inverter formed from M_4 and M_5 which is used to detect the fast rising edge at the drain of M_1 . The high impedance of M_1 , M_2 and M_3 holds the anode voltage at V_{EB} , quenching the avalanche.

Upon the detection of a photon, C_1 is discharged with the current $I_{HOLD-OFF}$. Once the threshold of the schmitt trigger is crossed, $V_{GS,M1}$ rises to $V_{DD} = 1.1$ V. $V_{DS,M1}$ begins to drop, increasing $V_{DS,M2}$ until $V_{GS,M2}$ exceeds its threshold voltage, turning the device on. This results in a peak in $V_{DS,M2}$ which defines the maximum achievable excess bias voltage if we are to assume a strict limit on V_{DS} of 2.75 V. The anode of the SPAD is then discharged to ground through M_1 and M_2 until $I_{RECHARGE}$ charges C_1 to the upper threshold of the schmitt trigger. At this point, $V_{GS,M1}$ falls to zero, the SPAD is fully recharged and ready to detect another photon.




Fig. 5. SPAD characterisation results, (a) Afterpulsing (top), $V_{EB} = 4.4$ V, dead time = 8 ns and DCR (bottom), (b) PDP versus wavelength (c) Timing jitter measurement performed at 700 nm.

IV. RESULTS AND DISCUSSION

The circuit was fabricated in the backside illuminated 3D IC technology discussed in Section II. The photodetection and data processing tiers are produced in 65 nm image sensor and 40 nm CMOS processes, respectively. A micrograph of the BSI SPAD pixel and a neighboring test pixel separated by a gap of 11 μm is shown in Fig. 4a. The darkened rings around the SPAD and the square in the middle are the metal connections to the anode and cathode. The pixel circuit occupies an area of 4 $\mu\text{m} \times 6.3 \mu\text{m}$ and is coupled to a “Fermat” [12] shaped SPAD with 250.7 μm^2 active area. This can be laid out in array format, see Fig. 4b, with a 18.36 μm pixel pitch, achieving a fill-factor of 74.37%. The layout of the pixel circuitry is shown in Fig. 4c.

The **dark count rate** is measured on 4 separate devices at 25 $^{\circ}\text{C}$ using V_{EB} up to 4.4 V, shown in Fig. 5a. Although high, these results are expected to improve with process refinement. Furthermore, for certain applications, e.g. light detection and ranging, DCR is less of a concern due to the dominant contribution of background illumination, even when using narrow near-infrared filters.

The **afterpulsing** results, showing the inter-avalanche times, are pictured in Fig. 5a. The SPAD dead time is set to 8 ns with $V_{EB} = 4.4$ V. The afterpulsing probability is calculated by determining the deviation from the exponential fit, and shown to be 0.08%. This is the lowest reported afterpulsing with 8 ns dead time for a BSI SPAD to date, thus demonstrating the suitability of the pixel and technology to photon counting rates as high as 125 Mcps.

Photon detection probability measurements over the wavelength range from 400-950 nm are shown in Fig. 5b. The results demonstrate an approximate 27% improvement in peak PDP by increasing V_{EB} from 2.75 V to 4.4 V. At 450 nm the estimated improvement is 316%. The peak PDP of 29.5% at 660 nm results in a peak PDE (PDP \times FF) of 21.9%. This is the highest reported for a BSI SPAD in a 3D IC sensor.

Timing jitter measurements were performed by illuminating the sensor with a supercontinuum laser source and acousto-optic tuneable filter at a wavelength of 700 nm. The time interval between the SPAD pulses and the seed pulse of the laser was measured with a Lecroy Waverunner 204MXi-A oscilloscope. Care was taken to ensure that less than 1 photon

was detected per 100 laser pulses to avoid pile-up. The timing jitter at a range of excess biases is pictured in Fig. 5c. The full-width at half maximum (FWHM) of the timing responses in ps are 122 (1.4 V), 114 (2.4 V), 104 (3.4 V) and 95 (4.4 V). This includes the jitter of the laser (FWHM = 20 ps) and the output buffer (FWHM = 55 ps). Subtracting these additional jitter sources results in FWHM timing responses in ps of 107 (1.4 V), 98 (2.4 V), 86 (3.4 V) and 75 (4.4 V).

In comparison to existing 3D IC BSI SPAD pixels [1], [13], which use only passive quenching and recharge and a thick oxide inverter to shift the voltage level, this design uses significantly more devices for the interface to the SPAD. The cascaded quenching scheme allows it to operate at higher V_{EB} using transistors that exhibit lower voltage tolerance, as explained in Section III. The active recharge capability enables higher count rates than can be achieved with passive recharge. Despite its higher complexity and extra features, e.g. electrical masking with a NAND and 6T-SRAM, this pixel design would still leave 59% of the pixel area free for circuitry such as counters when using the 7.83 μm pixel pitch from [13].

V. CONCLUSION

We presented the design and characterisation of a pixel based on a BSI SPAD with cascaded passive quenching and active recharge fabricated in a 65/40 nm 3D IC CMOS technology. To the best of our knowledge, this is the first all-transistor SPAD pixel capable of operating at excess biases above the voltage rating of a single transistor without exceeding the voltage reliability limits of any device.

The active recharge capability allows the pixel to operate at up to 125 Mcps at 4.4 V excess bias with 0.08% afterpulsing probability. Furthermore, the 4.4 V excess bias enables a peak PDE of 21.9% at 660 nm. This is, to the best of our knowledge, the lowest afterpulsing with 8 ns dead time and the highest peak PDE for a BSI SPAD in a 3D IC image sensor to date.

ACKNOWLEDGMENTS

The authors would like to acknowledge POLIS and CEA-LETI for process development, and POLIS for providing silicon (<http://polis.minalogic.net/>). Thanks also go to Augusto J. Carimatto and Augusto R. Ximenes for assistance with the measurement setup.

REFERENCES

- [1] J. M. Pavia, M. Scandini, S. Lindner, M. Wolf, and E. Charbon, "A1 × 400 backside-illuminated SPAD sensor with 49.7 ps resolution, 30 pJ/sample TDCs fabricated in 3D CMOS technology for near-infrared optical tomography," *IEEE J. Solid-State Circuits*, vol. 50, no. 10, pp. 2406–2418, Oct. 2015, doi: [10.1109/JSSC.2015.2467170](https://doi.org/10.1109/JSSC.2015.2467170).
- [2] B.-L. Bérubé, V. P. Rhéaume, A. C. Therrien, S. Parent, L. Maurais, A. Boisvert, G. Carini, S. A. Charlebois, R. Fontaine, and J. F. Pratte "Development of a single photon avalanche diode (SPAD) array in high voltage CMOS 0.8 μm dedicated to a 3D integrated circuit (3DIC)," in *Proc. IEEE Nucl. Sci. Symp. Med. Imag. Conf. Rec. (NSS/MIC)*, Anaheim, CA, USA, Oct. 2012, pp. 1835–1839, doi: [10.1109/NSSMIC.2012.6551428](https://doi.org/10.1109/NSSMIC.2012.6551428).
- [3] C. Veerappan and E. Charbon, "A low dark count p-i-n diode based SPAD in CMOS technology," *IEEE Trans. Electron Devices*, vol. 63, no. 1, pp. 65–71, Jan. 2016, doi: [10.1109/TED.2015.2475355](https://doi.org/10.1109/TED.2015.2475355).
- [4] E. A. G. Webster, L. A. Grant, and R. K. Henderson, "A high-performance single-photon avalanche diode in 130-nm CMOS imaging technology," *IEEE Electron Device Lett.*, vol. 33, no. 11, pp. 1589–1591, Nov. 2012, doi: [10.1109/LED.2012.2214760](https://doi.org/10.1109/LED.2012.2214760).
- [5] G. Acconcia, I. Rech, A. Gulinatti, and M. Ghioni, "High-voltage integrated active quenching circuit for single photon count rate up to 80 Mcounts/s," *Opt. Exp.*, vol. 24, no. 16, pp. 17819–17831, 2016, doi: [10.1364/OE.24.017819](https://doi.org/10.1364/OE.24.017819).
- [6] J. A. Richardson, L. A. Grant, and R. K. Henderson, "Low dark count single-photon avalanche diode structure compatible with standard nanometer scale CMOS technology," *IEEE Photon. Technol. Lett.*, vol. 21, no. 14, pp. 1020–1022, Jul. 15, 2009, doi: [10.1109/LPT.2009.2022059](https://doi.org/10.1109/LPT.2009.2022059).
- [7] S. Lhostis, A. Farcy, E. Deloffre, F. Lorut, S. Mermoz, Y. Henrion, L. Berthier, F. Bailly, D. Scevola, F. Guyader, F. Gigon, C. Besset, S. Pellissier, L. Gay, N. Hotellier, A.-L. Le Berrigo, S. Moreau, V. Balan, F. Fournel, A. Jouve, S. Chéramy, M. Arnoux, B. Rebhan, G. A. Maier, and L. Chitu, "Reliable 300 mm wafer level hybrid bonding for 3D stacked CMOS image sensors," in *Proc. IEEE 66th Electron. Compon. Technol. Conf. (ECTC)*, Las Vegas, NV, USA, May 2016, pp. 869–876, doi: [10.1109/ECTC.2016.202](https://doi.org/10.1109/ECTC.2016.202).
- [8] D. Bronzi, F. Villa, S. Tisa, A. Tosi, and F. Zappa, "SPAD figures of merit for photon-counting, photon-timing, and imaging applications: A review," *IEEE Sensors J.*, vol. 16, no. 1, pp. 3–12, Jan. 2016, doi: [10.1109/JSEN.2015.2483565](https://doi.org/10.1109/JSEN.2015.2483565).
- [9] G. P. Singh and R. B. Salem, "High-voltage-tolerant I/O buffers with low-voltage CMOS process," *IEEE J. Solid-State Circuits*, vol. 34, no. 11, pp. 1512–1525, Nov. 1999, doi: [10.1109/4.799855](https://doi.org/10.1109/4.799855).
- [10] J. Xiao, A. V. Peterchev, J. Zhang, and S. R. Sanders, "A 4-μA quiescent-current dual-mode digitally controlled buck converter IC for cellular phone applications," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2342–2348, Dec. 2004, doi: [10.1109/JSSC.2004.836353](https://doi.org/10.1109/JSSC.2004.836353).
- [11] D. Bronzi, S. Tisa, F. A. Villa, S. Bellisai, A. Tosi, and F. Zappa, "Fast sensing and quenching of CMOS SPADs for minimal afterpulsing effects," *IEEE Photon. Technol. Lett.*, vol. 25, no. 8, pp. 776–779, Apr. 15, 2013, doi: [10.1109/LPT.2013.2251621](https://doi.org/10.1109/LPT.2013.2251621).
- [12] J. A. Richardson, E. A. G. Webster, L. A. Grant, and R. K. Henderson, "Scaleable single-photon avalanche diode structures in nanometer CMOS technology," *IEEE Trans. Electron Devices*, vol. 58, no. 7, pp. 2028–2035, Jul. 2011, doi: [10.1109/TED.2011.2141138](https://doi.org/10.1109/TED.2011.2141138).
- [13] T. A. Abbas, N. A. W. Dutton, O. Almer, S. Pellegrini, Y. Henrion, and R. K. Henderson, "Backside illuminated SPAD image sensor with 7.83 μm pitch in 3D-stacked CMOS technology," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2016, pp. 8.1.1–8.1.4, doi: [10.1109/IEDM.2016.7838372](https://doi.org/10.1109/IEDM.2016.7838372).