

## MSc THESIS

# Exploring and implementing a User Datagram Protocol/Internet Protocol stack within a small Field Programmable Gate Array

M.J.M. Bieleveld

### Abstract



This thesis is part of the Arachne project which focusses on novel processor architectures that enable an ubiquitous and unobtrusive communication environment. Nowadays, the Internet provides many services of which some are envisioned to be utilized by stand alone devices. Access to those services requires an Internet Protocol stack (IP) implementation. Current solutions with IP functionality in re-configurable hardware focus on high-end members of FPGA families and often require an embedded RISC processor. The major goal of this project is to implement a design on a low cost FPGA, while leaving space available to run an application alongside. The system is designed around the Xilinx Picoblaze, where additional modules are implemented to improve the performance and provide the required functionality. The experimental results show that such a design is feasible.

CE-MS-2010-06



# Exploring and implementing a User Datagram Protocol/Internet Protocol stack within a small Field Programmable Gate Array

---

THESIS

submitted in partial fulfillment of the  
requirements for the degree of

MASTER OF SCIENCE

in

COMPUTER ENGINEERING

by

M.J.M. Bieleveld  
born in Gouda, The Netherlands

Computer Engineering  
Department of Electrical Engineering  
Faculty of Electrical Engineering, Mathematics and Computer Science  
Delft University of Technology



# Exploring and implementing a User Datagram Protocol/Internet Protocol stack within a small Field Programmable Gate Array

---

by M.J.M. Bieleveld

## Abstract

**T**his thesis is part of the Arachne project which focusses on novel processor architectures that enable an ubiquitous and unobtrusive communication environment. Nowadays, the Internet provides many services of which some are envisioned to be utilized by stand alone devices. Access to those services requires an Internet Protocol stack (IP) implementation. Current solutions with IP functionality in reconfigurable hardware focus on high-end members of FPGA families and often require an embedded RISC processor. The major goal of this project is to implement a design on a low cost FPGA, while leaving space available to run an application alongside. The system is designed around the Xilinx Picoblaze, where additional modules are implemented to improve the performance and provide the required functionality. The experimental results show that such a design is feasible.

**Laboratory** : Computer Engineering  
**Codenummer** : CE-MS-2010-06

**Committee Members** :

**Advisor:** dr. ir. J.S.S.M. Wong, CE, TU Delft

**Member:** dr. ir. K. Bertels, CE, TU Delft

**Member:** dr. ir. A. van Genderen, CE, TU Delft

**Member:** dr. ir. R. van Leuken, CAS, TU Delft



*"Perhaps the most valuable result of all education is the ability to make yourself do the thing you have to do, when it ought to be done, whether you like it or not; it is the first lesson that ought to be learned; and however early a man's training begins, it is probably the last lesson that he learns thoroughly."*

- *Thomas H. Huxley*

*English biologist (1825 - 1895)*



# Contents

---

<b>List of Figures</b>	<b>vii</b>
<b>List of Tables</b>	<b>ix</b>
<b>List of Listings</b>	<b>xi</b>
<b>Acknowledgements</b>	<b>xiii</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Motivation . . . . .	1
1.2 Project definition . . . . .	2
1.3 Project goals and main contributions . . . . .	3
1.4 Thesis overview . . . . .	4
<b>2 Background</b>	<b>5</b>
2.1 Related work . . . . .	5
2.2 The embedded microcontroller . . . . .	7
2.2.1 The Picoblaze . . . . .	8
2.2.2 The KCPSM3 module . . . . .	9
2.3 The Ethernet standard . . . . .	10
2.3.1 Introduction to computer networks . . . . .	10
2.3.2 The Ethernet frame . . . . .	11
2.3.3 The Media Access Control layer . . . . .	13
2.4 The Internet Protocol . . . . .	17
2.4.1 Routing . . . . .	18
2.5 The ARP protocol . . . . .	19
2.6 The ICMP protocol . . . . .	22
2.7 The UDP protocol . . . . .	25
2.8 Conclusions . . . . .	27
<b>3 Implementation details</b>	<b>29</b>
3.1 Platform specifications . . . . .	29
3.1.1 The serial ports . . . . .	31
3.1.2 The LCD . . . . .	31
3.1.3 10/100 Ethernet physical layer . . . . .	31
3.1.4 Xilinx FPGA . . . . .	32
3.2 Software implementation . . . . .	32
3.2.1 UDP sockets . . . . .	32
3.2.2 Signals . . . . .	34
3.2.3 Sockets and signals implemented . . . . .	34

3.2.4	The program flow . . . . .	35
3.3	Hardware implementation . . . . .	38
3.3.1	Accelerating modules . . . . .	38
3.3.2	The interface with the reconfigurable logic . . . . .	42
3.3.3	UDP/IP Stack hardware implementation . . . . .	44
3.3.4	The arp module . . . . .	45
3.3.5	The copy module . . . . .	46
3.3.6	Modification of the MAC . . . . .	47
3.3.7	Placing the design into the FPGA . . . . .	48
3.4	Conclusions . . . . .	49
<b>4</b>	<b>Experimental results</b>	<b>51</b>
4.1	Demo application . . . . .	51
4.2	Functionality tests . . . . .	51
4.3	Performance tests . . . . .	55
4.4	Conclusions . . . . .	56
<b>5</b>	<b>Conclusions</b>	<b>59</b>
5.1	Summary . . . . .	59
5.2	Main contributions . . . . .	60
5.3	Recommendations for future research . . . . .	61
	<b>Bibliography</b>	<b>64</b>
<b>6</b>	<b>Appendix A: Source code</b>	<b>65</b>

# List of Figures

---

1.1	The RIPE hostcount . . . . .	2
2.1	The Picoblaze architecture . . . . .	9
2.2	The KCPSM3 module . . . . .	10
2.3	The Ethernet frame . . . . .	12
2.4	A bus topology . . . . .	15
2.5	A star topology . . . . .	16
2.6	The IP packet . . . . .	18
2.7	An ARP example . . . . .	20
2.8	The ARP packet format . . . . .	20
2.9	A typical ARP sequence . . . . .	22
2.10	The ICMP message format . . . . .	23
2.11	The UDP message format . . . . .	25
2.12	UDP Checksum header . . . . .	26
3.1	The Xilinx Spartan-3E development board . . . . .	30
3.2	The LCD character display addresses . . . . .	31
3.3	An UDP data exchange between client and server . . . . .	33
3.4	The UDP/IP stack interface . . . . .	35
3.5	The program flow . . . . .	39
3.6	Increase in area and speed vs increase of instructions and decrease of area	40
3.7	UDP/IP IP Core Architecture . . . . .	46
3.8	High overview of the ARP module . . . . .	47
4.1	Both the demo application and the stack implemented within the FPGA .	52
4.2	A client requesting parameters from a DHCP server . . . . .	52
4.3	A Wireshark capture . . . . .	54
4.4	Maximum throughput . . . . .	57



# List of Tables

---

2.1	Network classes . . . . .	18
3.1	UDP/IP stack commands . . . . .	36
3.2	Additional UDP/IP stack commands . . . . .	37
3.3	Timing constraints . . . . .	48
3.4	Device Utilization Summary . . . . .	49



# List of Listings

---

3.1	An ARP lookup routine . . . . .	41
3.2	A copy routine in Picoblaze assembly . . . . .	42
6.1	stack.psm . . . . .	65
6.2	demo.psm . . . . .	80
6.3	app_interface.v . . . . .	99
6.4	app_interface_tf.v . . . . .	100
6.5	copy.v . . . . .	101
6.6	copy_rx.v . . . . .	103
6.7	crc_8bit.v . . . . .	105
6.8	dcm.v . . . . .	107
6.9	module_arp.v . . . . .	108
6.10	pip.v . . . . .	112
6.11	rx_packet.v . . . . .	119
6.12	top.v . . . . .	121
6.13	top_tf.v . . . . .	123
6.14	tx_packet.v . . . . .	124



# Acknowledgements

---

I would like to express my deepest gratitude to all those who stimulated me to complete my thesis. First and foremost, I would like to thank my advisor dr. ir. Stephan Wong for his support and advice. I am grateful for his willingness to advice me during many years, even after a year of absence and allowing me to finish the thesis.

To my girlfriend Lygia, who has put up with a lot of lost weekends, nights and vacations. I thank you for your continuous support and motivation. To my four parents; Gerard, Margreet, Marina and Piet. Thank you for your understanding and your love. Arnoud, thank you for your advice and proof reading this thesis and most importantly just being my friend. I'll miss the comfortable couch to write on.

Finally, I thank Paul and my colleagues at Tele2 for constantly reminding me to finish this thesis. It costed me some beers loosing bet after bet since I had not reached my own deadlines, but in the end it did help me to complete this task.

M.J.M. Bieleveld  
Delft, The Netherlands  
February 28, 2010



# Introduction

---

This Master of Science project entails analyzing an UDP/IP stack and implementing such a stack in a Field Programmable Gate Array (FPGA). The thesis is part of the Arachne project, started at the faculty of Electrical Engineering at Delft University of Technology. The Arachne project focuses on novel processor architectures that enable an ubiquitous and unobtrusive communication environment. The first section of this chapter starts by motivating the project. Section 1.2 lists the main requirements set for this project. Section 1.3 lists the main goals and finally the framework of the thesis is presented in Section 1.4.

## 1.1 Motivation

In the 1950s networks consisted of a central mainframe connected through leased lines to several terminals. Those early networks were not interconnected and hardly standardized. The standardization of networks began with ARPANET, a project initiated to provide and interconnect different networking systems. The first ARPANET link was created between the University of California, Los Angeles and the Stanford Research Institute in 1969 and soon more followed. Later, in 1981 this network had grown to about 213 hosts. During that time a further unification of network methods was needed that ultimately resulted in the nowadays well known network protocol stack TCP/IP. The newly adopted TCP/IP standard was implemented on the ARPANET network and the Internet was born and its size and use has grown enormously during the last decades.

In October 1990 the RIPE organization, one of five Regional Internet Registries, started a project to measure the number of hosts on the Internet. The host counting project began to measure in nineteen countries and summarized the amount of live hosts [15]. Nowadays the host count runs every month and includes over a hundred top level domains. A historic graphical representation of the RIPE data set is depicted in Figure 1.1 [5]. The graph shows a significant increase in the number of hosts and ends up with approximately 28 million hosts in January 2005.

Not surprisingly, the amount of traffic going through the Internet's backbone has been growing accordingly. A trend also supported by a recent study published by Guo-Qing Zhang, et al. which is based on the routing data of six-month intervals from December 2001 till December 2006. The study states that Moore's law, often applied to computing and storage capabilities, also holds for Internet traffic. The Internet traffic is therefore likely to continue to double each year during the coming decade. Thus, it can be said that the Internet is growing significantly in both bandwidth and the number of devices.

Expected or not, this increase in Internet penetration is not reflected in the amount of freely available FPGA IP stacks. A well known site such as [www.opencores.org](http://www.opencores.org) does




Figure 1.1: The RIPE hostcount

not even list a single implementation. Xess, a major manufacturer of Xilinx prototype boards, lists an UDP/IP stack implementation in VHDL [22]. Other implementations exist and are available, but for a price and usually those intellectual property blocks are pre-compiled. The source code of such an implementation is, as often is the case with proprietary software, not available to the general public.

A free UDP/IP or TCP/IP stack implemented within an FPGA is a good start, as it allows others to adapt and improve the functioning of the stack. This is made possible due to the fact that the code is published under the GNU GPL license, keeping future improvements free for all to use and learn according to the philosophy of the GNU GPL. This is to the contrary to the earlier discussed proprietary IP stacks. Therefore, the goal of this project is to create a small UDP/IP stack, usable in even the smallest of Spartan 3E FPGAs, with enough area remaining on the FPGA to run an application alongside and publishing it under the GNU GPL.

## 1.2 Project definition

The aim of this project is to design and implement an Internet Protocol stack, which supports the UDP protocol on reconfigurable hardware. Most of the stack is implemented in assembly on a small embedded microcontroller, while some compute-intensive operations are implemented using reconfigurable hardware. Using specialized blocks for compute-intensive operations does not only improve the overall speed, but also reduces the amount of assembly code required on the microcontroller, which is important because the embedded microcontroller's architecture only allows addressing up to 1024 instructions. The choice of implementing an UDP/IP stack instead of a full TCP/IP stack is solely based on the time constraints set for this thesis.

The requirements of the UDP/IP stack are summarized in the following sentence; *The UDP/IP stack should be completely implemented in reconfigurable hardware and be capable of transmitting and receiving valid UDP packets to other hosts, occupying the least amount of area while aiming at 100Mbit/s throughput.*

### 1.3 Project goals and main contributions

The main goal is to create a small, minimal and freely available core that interacts with other UDP/IP implementations. This core is targeted towards Xilinx FPGAs, in particular to the Xilinx Spartan 3E prototype board. The prototype board contains reconfigurable hardware in the form of an FPGA and has an onboard 10/100 PHY as one of its many peripherals, more details on the board and the reason of selecting it is found in Section 3.1.

A part of this research consists of selecting suitable software functions for hardware speedup. This selection should be based on three factors; the expected increase in obtainable bandwidth throughout the stack, the expected reduction in the amount of needed code space for the microcontroller and finally the amount of area that is required on the FPGA itself. Combining these three factors should result in a fast and small UDP/IP core.

Reconfigurable hardware is used to create an embedded microcontroller together with the accelerated hardware modules. Combining an embedded general purpose microcontroller and several application specific modules is particularly suited for this project considering the earlier set area requirements, due to the constant size of the microcontroller and the complex algorithms it can handle. In addition a speed improvement over a software only solution is expected as a result of the hardware acceleration.

The main aspects of this project are;

- Researching a comparable stack.
- Providing a base IP platform for future projects with low-cost, small FPGAs.
- Determining the computation intensive parts and parts that need large code space.
- Creation of an UDP/IP stack in Picoblaze assembly.
- Creation of several computation intensive blocks in Hardware Description Language (HDL).
- Creation of a demo to show the interaction between a third party application and the stack.

## 1.4 Thesis overview

This thesis is organized in the following manner. Chapter 2 describes the embedded microcontroller and is preceded by an brief overview of the implemented protocols, such as ARP, ICMP, IP and UDP. In order to interact with those protocols and their implementations an interface needs to be defined. A de facto interface standard exists and is discussed in Chapter 3. Furthermore, that Chapter 3 describes the hardware implementation of the stack. The demo setup and with it the achieved experimental results are found in Chapter 4. Finally, Chapter 5 summarizes the work and provides a few recommendations for further research.

# Background

---

This UDP/IP stack implementation requires two functionalities in order to provide basic UDP connectivity between two or more systems. First, it requires a programmable embedded microcontroller that is extended with hardware accelerated modules, second, several protocols need to be implemented in a combination of hardware or software modules. Further discussion about the first requirement is found in Section 2.2, whereas the selected microcontroller is described in Section 2.2.1. The protocols that form the second requirement are discussed in the second half of this chapter.

Section 2.1 introduces other known studies on IP stacks in combination with reconfigurable hardware and/or microcontrollers. Whereas, Section 2.2 describes microcontroller and the reason behind using a microcontroller in an FPGA. Section 2.3 describes the Ethernet standard, a message format standard used between hosts in a network. Section 2.4 describes the Internet Protocol, a protocol used to send packets from one network to another. Section 2.5 describes the Address Resolution Protocol (ARP) which translates IP addresses to Ethernet addresses. An error reporting protocol is discussed in Section 2.6. Finally, the User Datagram Protocol (UDP) is discussed in Section 2.7. The chapter concludes with a summary.

## 2.1 Related work

Due to the great success of the Internet, the TCP/IP protocol suite has become the standard of communication between computer systems. The suite is utilized by many applications that run on top of the Internet. Application such as; web pages, file transfers, voice over ip calls and emails. Due to the great number of possible applications and accessible data sources there is interest in running such as protocol suite on microcontrollers and embedded processors.

Historically TCP/IP required a relatively large amount of resources on a microcontroller in terms of code size and memory usage. A software implementation that functions well with a very limited set of resources is discussed in [8]. Here two small TCP/IP implementations are introduced that were afterwards ported to many other platforms. The two implementations are *lwIP* and *uIP*. *lwIP* is a full-scale TCP/IP implementation with full support for IP, ICMP, UDP and TCP. Whereas, *uIP* is designed to be a minimal stack with just the necessary functions to have a microcontroller friendly TCP/IP stack. Another software based implementation is discussed in *Networking and Internetworking with Microcontrollers* written by Eady [9]. His book deals with a more hands-on approach in writing a stack for a microcontroller. The main difference between these implementations and this research is that this thesis deals with reconfigurable logic and the optimization of code blocks in order to achieve a higher throughput.

Other research focusses on accelerated solutions. The solutions that are described in this line of research makes use of an FPGA with an on-chip microprocessor, e.g. a Xilinx FPGA with a PowerPC core, on top of which an operating system runs with a standard software based TCP/IP stack [14][23][6]. The TCP/IP stack is then accelerated by implementing some functionalities in reconfigurable hardware. Other configurations exist where a microprocessor is connected to an FPGA. This is seen in [11] which makes use of a prototype board developed at the Swiss Federal Institute of Technology Zurich [16]. In this case there are two FPGAs, one functions as a microprocessor and the other as stand-alone IP stack. A big difference between this thesis and [11] is that the achieved throughput is about a fifty fold higher for this implementation and the focus of this research is to utilize cheap reconfigurable hardware and not high end FPGAs with on-chip cores.

Yet, other implementations focus on designs contained within a single FPGA. For instance, the VHDL IP stack designed at the University of Queensland [22]. This design is quite similar to the design of this thesis, both are targeted towards full duplex networks and lacking TCP support. Differences are that the implementation of [22] is without an embedded processor and perhaps due to this fact can not run on high clock frequencies. As a result the performance of the stack discussed in [22] is limited to 10 Mbit/s. Both designs are targeted as stand-alone applications although [22] does not include an on chip interface and therefore has no running demo application on the FPGA itself to prove its working, but uses software running on a PC to test its functionality.

A high speed design achieving a throughput of 100Mbit/s and a theoretical throughput of 700Mbit/s is described in [6]. The main difference between that design and the implementation described in this thesis is the targeted FPGA. [6] uses about 70% of the total resource available on the largest Spartan 3E FPGA making it unsuitable for low end FPGAs. These high-end Xilinx FPGAs with an embedded PowerPC has a cost of \$165 USD, while the targeted FPGA for this project costs less then \$30 USD<sup>1</sup>. In case of [6] the largest Spartan 3E FPGA is used, which has a cost of \$68 USD<sup>2</sup>. Mainly it does not make sense to develop an FPGA based product requiring large amount of resource just for the stack since standard off the shelf network interface cards are bought for a fraction of the price.

The Request For Comments document *RFC1122 - Requirements for internet hosts - communication layers* [3] forms the basis for all previous implementations and provides a good deal of information about IP stack implementations. The document sets requirements to which any stack has to adhere to in order to comply with most, if not all, other implementations and is used as a guide throughout this design.

---

<sup>1</sup>Price sampled at 20-02-2009 on Avnet.com. A PowerPC component is XC4VFX12-10FF668C and its price is for quantities >100, targeted component is XC3S500E-4FT256C price is for a Prototype quantity.

<sup>2</sup>Price sampled at 20-02-2009 on Avnet.com. Price is for component XC3S1600E-4FG320CPROTO

## 2.2 The embedded microcontroller

A first attempt at implementing an IP stack in reconfigurable hardware worked without an embedded microcontroller.<sup>3</sup> This design had several issues; for one, the area constraints could not be met. A big portion of the area was needed to multiplex and route the data to and from the different interacting modules. Secondly, due to the size of the multiplexer the design could not achieve a high operating speed. A higher operating speed could probably be obtained by introducing registers, but since this would increase the footprint and complexity even more it did not seem like a feasible option.

Another issue that became apparent during the first exercise was that debugging internal circuits is a difficult and time consuming job. Although most of the design could be divided up into smaller design blocks which could easily be simulated and debugged in modeling software, it became more troublesome when it came to debugging blocks that had interfaces with some external components, such as the network chip. Significant improvements in debugging were made with the Chipscope software package developed by Xilinx. With Chipscope one inserts a logical analyzer, a bus analyzer and virtual I/O directly into the design [28]. Still debugging and correcting a HDL design was found to be more complex and certainly more time consuming than initially thought.

This guided the design towards the tried solution of implementing a microcontroller within the reconfigurable logic. One of the biggest benefits is that one uses the already existing development environments for that particular microcontroller and reuse it in the design. Another benefit is that the microcontroller's peripherals are completely customizable to whatever needs one has. The amount of area occupied on the FPGA can be reduced by customizing the set of peripherals implemented in reconfigurable hardware. A lot of excess functionality can potentially be removed from the design. Last but not least, state machines with many inputs and outputs and complex dependencies between them are programmed relatively well in a structured fashion in assembly language. This certainly became an important benefit when the protocols, that are discussed at the end of this chapter, were implemented. Those protocols often operate on many bytes inside the packet header and lead to complex and large state machines. Large state machines are not only difficult to understand and maintain, but also require more resources on the FPGA.

Using an embedded microprocessor also eradicates microcontroller obsolescence and preserving legacy code. Although this argument is more applicable in the context of a production process it does give this implementation a potential longer shelf life. Obsolescence of electronic components concerns mostly equipment involved in safety critical applications, in particular in the automotive, avionics, and military fields. The desired life time for those systems is many times longer than the obsolescence cycle of the components used in the systems [1]. A typical solution for this problem is to keep stocks of components used in the design, or to find parts in the secondary markets. However, a

---

<sup>3</sup>Please note that the terms microcontroller and microprocessor are used interchangeably in this text. Usually the term microcontroller refers to a processor core plus additional components, such as UARTs and RAM blocks, together in one package, while microprocessors refer to just the processor core. The distinction between the two is almost none existing within an FPGA since a microprocessor implemented in reconfigurable logic can make use of UARTs and RAM blocks within that same FPGA fabric and thus also operates within a single chip.

different and future proof solution is to emulate the components within the FPGA itself. Instead of using an external microprocessor with a limited availability, a soft core is used that provides the same functionality. Even though the FPGA itself becomes obsolete, the implemented design is still available in a Hardware Description Language (HDL) and retargeted towards future platforms. Now that the core architecture remains the same there is no further need to port the code running on the microcontroller towards a different architecture, which could be rather difficult depending on the differences between the old and new architecture.

### 2.2.1 The Picoblaze

Currently several parties provide soft core processors; the Altera's Nios II and Xilinx Microblaze soft processors are two of the more widely known implementations. Both have 32-bit processor architectures and are geared towards their respective vendors FPGAs. Open source alternatives are found on the [opencores.org](http://opencores.org) web site [2]. The main objective of the [Opencores.org](http://opencores.org) project is to design and publish core designs under the Lesser General Public License (LGPL). Currently they list more than thirty soft processors that range from just newly submitted projects to completely finished implementations. Most of the processors listed on the web site are not primarily designed towards resource efficiency. As an example, a 8051 8-bit processor available on the [opencores.org](http://opencores.org) web site requires approximately 1500 slices of logic, while it is mentioned that a smaller version is worked on, occupying around 1000 slices. To put these numbers into perspective one must compare these numbers to the available resources available in the reconfigurable logic. In fact, the 8051 processor will use more than half of the available resource in the second but smallest FPGA of the Xilinx Spartan 3E family, while it will not even fit in the smallest family member. Considering that the embedded processor is only a small part of the total design it is easily seen that such a processor does not fulfill the requirements set in the first chapter.

Resource efficient processors like the Nios II/e "economy" processor use about 14% of the resources in the smallest FPGA of Altera's low cost Cyclone III family. The same holds for the Xilinx Picoblaze controller, which only needs 96 slices of logic or 12.5% of an XC3S50 FPGA, the smallest member of the Xilinx low cost Spartan 3E family [26].

Due to vendor lock-in and the focus on area reduction the Picoblaze microcontroller was chosen for this project as the central processor unit. The Picoblaze microcontroller is provided as a free, source-level VHDL file with a royalty-free re-use within Xilinx FPGAs. A big advantage of using an established microcontroller that is supported by a large company is the excellent documentation that comes along with it. An aspect that is often lacking in open source software. Even though this particular controller has been chosen for this design it is generally easy to port the code and design towards a different eight bit controller.

The Picoblaze microcontroller features sixteen byte-wide general purpose data registers and allows 1024 instructions out of the box in programmable on-chip program store, which is automatically loaded during the configuration of the FPGA. It also features an eight bits ALU and the microcontroller has a 64-byte internal RAM which is used as a




Figure 2.1: The Picoblaze architecture

scratch pad. Its architecture is depicted in Figure 2.1.

The input and output ports are used to extend the controller and act as an interface between the controller and the custom made peripherals implemented in reconfigurable logic. The Picoblaze supports up to 256 eight bits input ports and 256 eight bits output ports, or a combination thereof depending on the addressing scheme. Two instructions are used to interface with the outside world. The *INPUT* instruction reads the data into a specified register, while an *OUTPUT* instruction presents the content of a register on the OUT\_PORT.

### 2.2.2 The KCPSM3 module

The Picoblaze processor is included in the design by instantiating a VHDL module named KCPSM3. The KCPSM3 module contains the ALU, the register file, and all other functions with the exception of the instruction store. The complete pin out of the module is depicted in Figure 2.2. There are several options as to where to store the instructions; The most effective way is to use one dedicated Block RAM (BRAM) inside the FPGA. There are twenty of those RAM blocks available inside this projects FPGA. Each block has a capacity of 18Kbits and all blocks are configured for dual-port access.

There are several HDL library components defined for the BRAMs. Some components define the RAM as a single port memory while others configure it as a dual port memory. The dual-port memory is chosen in the design because it has the advantage of connecting one port of the instruction store to the Picoblaze, while the other port is connected to a JTAG module. The JTAG module provides an interface between the BRAM contents and a PC, enabling the upload of a Picoblaze program directly into the memory during runtime. Normally, without the use of the JTAG interface, a change in the assembly code would require a complete recompilation of the entire design, which could take up




Figure 2.2: The KCPSM3 module

to ten minutes. On the contrary, when the JTAG interface is used, the process is just a matter of seconds, since only the Picoblaze code needs to be assembled and uploaded.

Various tools exist for the Picoblaze environment. A development tool used in this project is the free pBlaze IDE [12]. The IDE contains a simulator that allows for easy debugging of the simulated code with single-stepping, breakpoints, interactive access to registers, flags and memory values. Another tool used for debugging the Picoblaze, and for debugging HDL in general, is ModelSim. ModelSim is used as a digital simulator to simulate the entire environment from network traffic to microcontroller, instead of only the Picoblaze as is the case with the pBlaze IDE. Finally, the tool of all tools is Chipscope. With Chipscope certain signals are brought outside the FPGA and monitored with a software based scope/logic analyzer running on a PC and does so without the need of expensive hardware solutions.

## 2.3 The Ethernet standard

Since the beginning of the computer era many people have found ways to network computers together so that they may be able to exchange digital data. Some of these methods have become very prominent in our current society and have changed the way we live our daily lives. Nowadays almost every household with an Internet connection makes use of at least one of these methods, namely the Ethernet standard. The Ethernet standard describes a network protocol to connect several devices in a Local Area Network (LAN) together.

Throughout history many efforts have been made to improve the reliability and speed of networking protocols. These efforts lead to the Ethernet standard that is found in almost every house where computer devices are networked together as introduced in Section 2.3.1. Section 2.3.2 explains the data packet format as used in the Ethernet standard. The final section, Section 2.3.3, discusses the control of those packets.

### 2.3.1 Introduction to computer networks

A long time ago Bob Metcalfe was working for Xerox's Palo Alto Research Center (PARC) when he read a paper about the ALOHA network, or Alohanet, from the university of Hawaii. ALOHA was a new computer networking system and was first deployed in 1970. The key idea was to use cheap amateur radio-like systems to create a

packet-switched radio network linking several geographically dispersed campuses of the university together. Two distinct frequencies were used as to create a so called hub/star configuration. A hub/star configuration is a configuration where a hub, placed on the center of an imaginary star, e.g. \*, broadcasts data to all the end-points on the star in the outbound channel working on a frequency of 413MHz. This while the various client machines, which formed the end-points, send all their data to the central hub location on the inbound channel operating on a frequency of 407MHz. The hub, or the base station, listens to the packets transmitted by the end-nodes and retransmits all incoming packets to all end-nodes. Clients could check whether their data was correctly transmitted by simply comparing the broadcasted data sent by the hub, as a response on their own transmitted packet, and the original data.

One important feature of the ALOHA network is the method called random access. The ALOHA network is comprised of a shared medium, so it is certainly possible that several clients send their data simultaneously to the hub. To reduce the occurrence of this problem the clients had to wait for the confirmation of the hub that the packets were received, while a new transmission could be started at any time after the confirmation. When multiple stations simultaneously tried to send data over the shared medium, no confirmation, or a garbled up message was received and thus a so called collision occurred. In case of a collision the transmitting stations wait for a random period of time before retransmitting their data to the hub. The introduction of the random period of time reduced the occurrence of a new collision, since not every host will try to retransmit at the same time.

Years later, Bob Metcalfe was given the task by Xerox PARC to design a way to interconnect several Xerox Altos machines, which were Xerox workstations with a graphical interface. He then modified the Alohanet to incorporate the method of varying the random access interval time based on the traffic load and he also used cables instead of a radio link. This first experimental network was named the Alto Aloha Network. Later the name was changed to "Ethernet", a combination of the word "ether" indicating a physical medium to carry the data and the word "net" as in networking, to make it clear that the system could support not only Altos machines, but in fact any computer system.

### 2.3.2 The Ethernet frame

The Ethernet frame, a message on the data link layer, is defined in the IEEE802.3 standard and is the format by which all Ethernet implementations communicate. An Ethernet frame is depicted in Figure 2.3. It is shown that data is first encapsulated in a container before it is actually sent on the wire. Historically two types of these frame formats existed; one defined in the 802.3 framing standard, where there is a Length field used after the source address, and another type named Ethernet II Framing, where there is a Type field after the source address. Both frame types are now defined and supported within the IEEE802.3 standard. These two types are used interchangeably by the convention that values between 64 and 1522 indicate the use of the new 802.3 frame format, while values higher than 1535 indicate the use of the Ethernet II frame format




Figure 2.3: The Ethernet frame

in which the identifier refers to an EtherType sub-protocol identifier.

An Ethernet frame varies in size ranging from 64 to 1518 bytes. Every frame starts with a preamble, a repeating 1010 bit pattern needed to synchronize some PHYs, a common abbreviation for a device in the physical layer of the OSI model. The preamble is followed by a Start of Frame Delimiter (SFD) marking the byte boundary for the MAC, meaning that the information that is received from now on is passed on to the MAC layer. This is the reason why one would normally not see the preamble and the SFD in a software based network analyzer, such as Wireshark <sup>4</sup>, since it is consumed by the network interface card.

The first two fields after the preamble are station addresses. Station addresses are 48 bits wide and must be unique on the LAN. This requirement is needed, because the Ethernet standard uses a flat hierarchy within a shared medium. Normally unique addresses are guaranteed by the manufacturer during the manufacturing process. Each manufacturer is assigned a three byte Organization Unique Identifier (OUI) used as the first three bytes of the address, whereas the lower part is uniquely assigned by the manufacturer. However in some cases the addresses is locally administered, or even dynamically changed by the device itself as part of a fail-over feature of a firewall. The Source Address (SA) in the Ethernet frame is always the address of the transmitting station. On the contrary, a destination address can also point to an address where the most significant bit is set to one, referring to a range of addresses used for multicast and broadcast purposes. For example, multiple stations can receive simultaneously a packet when it has been broadcasted to multicast address 0xFFFFFFFFFFFF.

A padding field is found after the encapsulated data to pad the frame up to a minimum frame size of 64 bytes. A CRC-32 checksum is appended to the frame for error checking and encompasses the entire frame. Between frames there is a minimum idle

<sup>4</sup><http://www.wireshark.org>

time of 96 bits, a so called *interframe gap*, used to maintain continuous synchronization between the NICs at each end of the link.

### 2.3.3 The Media Access Control layer

Like with the earlier mentioned ALOHA network, there is a need to regulate the transmission and reception of Ethernet frames. This regulation is controlled by a layer called the Media Access Control (MAC) layer. The IEEE 802.3 standard specifies a common medium access control layer that provides several high level functions by which it creates an abstraction layer for the physical medium. In addition, the MAC layer itself does not need to know about the physical medium as it interacts with a PHY, which in turn provides an abstraction layer to the physical medium.

The MAC provides a packet-based, connectionless data transfer between devices and has three main functions. First, it provides data encapsulation; data to be send is encapsulated within a frame before transmission by adding the earlier discussed fields, such as the preamble and the start-of-frame delimiter. At the same time it decapsulates the received frames by passing only the encapsulated data to the a higher level protocol. Another function is to control the media access, thus initiating frame transmissions and allowing recovery from transmission failures. The Ethernet MAC operates in either half or full duplex mode, both are explained in the next section, which is dependent on support from the physical layer and the desired operating mode. Currently the IEEE 802.3 standard requires that all Ethernet MACs can operate in half-duplex operation, while full-duplex is an optional feature. The third main function listed here is addressing. All Ethernet network adapter cards are uniquely identified by a hardware address, also known as the MAC address, which is pre-assigned by the manufacturer. The concept of a unique addresses, or universal addressing, is based on the idea that all devices that are going to network together need a unique identifier when they make use of a shared medium. The advantage of such a unique address is that any device can be attached to any LAN in the world with the assurance that the address is unique and communication is possible. The MAC filters frames received from the shared medium by comparing the destination address in the Ethernet frame with its own unique address.

#### 2.3.3.1 Half duplex

The media access control layer operates in two modes; a half duplex mode and a full duplex mode. The Ethernet half duplex mode is derived from the slotted version of the Aloha protocol. Where the pure Aloha protocol had no slots and stations could transmit at any given time the slotted version only allows the start of a transmission on certain moments in time. These time slots were chosen to be at least of the same duration as it would take a frame to be transmitted. As a result, there is no collision when two devices send in different time slots. A collision now only occurs when two or more transmissions collide with one and another on the shared medium resulting in a corrupted data transmission.

Ethernet uses Carrier Sense Multiple Access (CSMA), with CSMA a device that is about to start a transmission first 'listens' to check if there is already another transmission in progress. A device 'listens' by monitoring, for example, the current flowing

through the cable. The medium is considered idle when no signal is heard and then the transmission starts, while all other devices remain listening. Listening alone does not prevent all collisions, as two devices can still initiate a transmission at the same time, or within a time period in which the signal is still propagating. To detect this collision the Ethernet standard defines an Collision Detection mechanism.

A host needs to determine whether its frame is sent out without a collision before it can send out another frame, therefore it needs to be able to detect a collision before it finishes transmitting the frame. To illustrate; when host A starts transmitting it will take a certain propagation time before another host, host B, can see this transmission. Host B determined by listening that the medium is idle. Now assuming that host B starts transmitting its frame just before host B received the frame of host A, it takes the same propagation time for host A to see host B's frame. As a result, in order for host A to determine that there is in fact a collision, while sending its frame, it still needs to be busy with sending that frame at that moment when it sees the frame of host B on the medium. In other words it requires a transmission time greater than two times the propagation time for a host to detect a collision. This time period of approximately two times the propagation time is also known as the collision window or the slot time.

In case of a collision each transmitting device starts sending out a 32 bit jam sequence. The jam sequence should have a different value than a valid checksum for the frame; Some Ethernet cards just send 32 ones while some others use an alternating pattern of ones and zeros. The reason behind the jam sequence is to prevent devices from starting a transmission and to ensure that other transmitting devices recognize that a collision has occurred. Following the jam sequence the transmission is rescheduled for transmission by a controlled randomization process called "truncated binary exponential back off" [10]. The delay is an integer multiple of the slot time. The number of slot times to delay before the  $n^{th}$  retransmission attempt is chosen from the range of  $0 \leq r < 2^k$ , where  $k = \min(n, 10)$ . This algorithm greatly reduces the chance on a new collision.

The slot time is directly related to the frame size. Short packets use less time to be transmitted and thus this transmitting host has less time to discover a collision. This implicates that there is a minimum frame length for CSMA/CD networks. Longer minimum frame lengths would lead to longer slot times, which in turn would mean that a larger distance, or diameter of the network, can be covered. A shorter minimum frame length corresponds to shorter slot times and therefore to smaller network diameters. There is a trade-off between the maximum size of the network diameter and the need to reduce the impact of a collision recovery. In the IEEE802.3 specs this trade off was settled by allowing an Ethernet network diameter of 2500 meters and the minimum frame length was set accordingly.

With the development of high speed Ethernets having a data-rate of 100Mbps or Gigabit Ethernets with a data-rate of 1000Mbps, the time required to transmit a frame is greatly reduced. In a Fast Ethernet network a frame is transmitted in approximately one tenth of the time it would require in an Ethernet network. Fast Ethernet was designed to be backwards compatible to the Ethernet standard and thus this speedup translated to a reduction of the maximum network diameter by a factor of ten. As a result the maximum diameter for FastEthernet is 200 meters.

The problem of reducing the maximum diameter even further was addressed by the

Gigabit Ethernet standard, because a maximum network diameter of around 20 meters is not practical. Instead of reducing the maximum network diameter the minimum packet size was altered. The solution was kept backwards compatible by adding a variable length data field to frames which are shorter than the minimum required size of 520 bytes. The variable length data field is filled with random data and is automatically removed when the frame is received. Consequently, a Gigabit Ethernet network has the same maximum network diameter as a Fast Ethernet network. Note that the minimum frame size is only increased for half duplex links. Full duplex links still allow a minimum frame size of 64 bytes.

### 2.3.3.2 Topology

The first Ethernet networks used a shared bus topology, as depicted in Figure 2.4, which had some obvious problems. A shared bus topology consists out of a continuous coaxial cable, that is directly connected to all the devices in the network. Both ends of the cable are terminated by special terminators to prevent signal reflections. A break in the coaxial cable, a common problem, creates two disjoint networks that are not able to communicate with each other. A ground fault, another problem, in the cable could even disrupt all transmissions for every device. Although the most common issue with this topology is in fact not a problem at all but simply the action of adding and removing devices within the network, since this would disrupt the entire network too.




Figure 2.4: A bus topology

Networks started to switch over to a star topology, depicted in Figure 2.5, to reduce the impact of the cabling issues. A star topology consists out of a central device, called a hub, and several other devices that are directly connected to the hub. The big advantage of the star topology is that the cabling now runs only from one single device to the hub. A faulty cable in this topology will solely impact the device it connects to. A hub works at OSI layer one and does not need to understand the data it repeats, it simply repeats the incoming signal to all other ports. Like with a single coaxial cable, there is still only one collision domain and thus a collision occurs between any of the segments connected

to its ports.

The maximum network diameter for an Ethernet network is 2500 meters; however, the maximum cable length is only 200 meters. In order to extend an Ethernet network several hubs, or repeaters are used together. However, the performance of a network with one single collision domain suffered as more and more devices started to transmit large amounts of data. As a response, switches became popular. Even more so because the cabling used for switches, Unshielded Twisted Pair (UTP) cabling, was cheaper than coaxial cabling. A switch buffers frames which works since it work on second OSI layer and thus 'understands' the frame formats. A network is divided into several collision domains by buffering the frames and so increases the performance of large networks.




Figure 2.5: A star topology

### 2.3.3.3 Full duplex

In the last decade the dominant topology has evolved from a bus topology to a star topology. With a star topology the medium is no longer required to be a shared medium. In fact even the transmit channel and receive channel are separated with UTP cabling. Unlike with coax, where simultaneous transmitting and receiving was not possible, a device now transmits and receives data simultaneously without data corruption. A connection in which data is transported in both directions at the same time is considered to be *full duplex*. A full duplex point-to-point connection does not need CSMA/CD, because each device transmits on one UTP pair and receives on another. As a result, there is no media contention, no collisions and thus also no need to schedule retransmissions. Making full duplex connections much simpler and easier to implement.

## 2.4 The Internet Protocol

The Ethernet standard defines messages, so called frames, that are sent from one host to another. Conventionally, two hosts need to be on the same local area network or to be more precise within the same broadcast domain to receive each other frames. To send packets to another network a different standard is used. A protocol in the network layer provides this delivery of data between hosts outside the LAN. This section discusses such a protocol; the Internet Protocol.

The Internet Protocol provides several functions to the higher OSI layers. The addressing scheme the protocol provides makes it possible to distinguish one device from another. All public IP addresses on the Internet are unique. IP addresses are organized in a hierarchical way, on the contrary to MAC addresses which are organized as a flat address space. IP addresses were originally directly handed out by the Internet Assigned Numbers Authority (IANA) to the organizations that needed them. Organizations would receive Class A, B or C blocks, see Table 2.1, however due to the limited amount of IPv4 addresses and to reduce the growth of routing tables across the Internet the community has switched over to classless addressing. With Classless Inter-Domain Routing (CIDR) there are no fixed boundaries that a network needs to adhere to. Instead, arbitrary length prefixes are allowed where multiple contiguous prefixes are aggregated to a larger network. Nowadays the IANA does not assign IP addresses themselves but hands them out to five Regional Internet Registries (RIRs); AfriNIC, APNIC, ARIN, LACNIC and RIPE NCC. Each RIR administers a range of IP addresses, which in turn is handed out to National Internet Registers (NIRs) or Local Internet Registries (LIRs). In the end Internet Service Providers (ISPs) obtain a range of IP address that they allocate to their customers thus guaranteeing a worldwide unique address.

The main benefit of an hierarchical addressing structure is illustrated with the following example; a mailman in country X does not need to know anything about addresses and places within country Y, he only needs to know the main postal office in Y, which in turn will distribute the mail within Y. The same holds for computer networks, where one device does not need to know the exact location of hosts within another network. It only needs to know one host that knows another host, that knows another host, until there is a host that is directly connected to the destination host.

The Internet Protocol also provides data encapsulation. Data encapsulation is a direct result of using an architecture that consists out of layers and where data is passed through the layers. By means of data encapsulation the transport layer protocols utilize the IP protocol while performing higher level functions themselves; separating the functionality and complexity of the network layer from providing, in case of TCP, a reliable network connection.

A fragmentation function is defined in IP, because when data is encapsulated and passed through to the network layer it makes sense that the network layer should take into account the maximum frame size of the data link layer. This is important when the IP packet is too large to fit in, for example, one Ethernet frame. In this case the network layer needs to split up the packet to fit within the constraint set by the data link layer, thus fragmenting the data. The opposite process of recovering the IP packet




Figure 2.6: The IP packet

out of several frames is named reassembly.

### 2.4.1 Routing

A host needs to determine whether a packet should be sent directly or indirectly before it delivers it to the data link layer. Directly means that the packet is destined to a host on the same Ethernet network and means that the packet can just be sent down to the data link layer. In the data link layer the IP address is resolved by the ARP protocol to a data link layer address after which the packet is sent over the Ethernet. In case of an indirect delivery of a packet the host needs to route the packet to an intermediate host, this is the case when the hosts belong to different networks.

In *RFC791 Internet Protocol* several classes of networks are defined, see Table 2.1. By using the definition of these classes the host determines the class of an address simply by matching the high order bits of the class with the high order bits of the address. After the class is determined the format of the address is known and the network part is extracted. The network part is matched with the sending host's network when the network part is known to see whether routing is necessary.

Table 2.1: Network classes

High order bits	Network (bits)	Host (bits)	Class
0	7	24	A
10	14	16	B
110	21	8	C
111	Escape to extended addressing mode		

However soon it became apparent that the classful addressing scheme was not scal-

able. Medium sized companies had to use class B networks since a class C network only allows for the allocation of a maximum of 254 IP addresses, or hosts. This led to an exhaustion of the class B network address space. A solution was presented in the standard RFC1519 Classless Inter-Domain Routing (CIDR) where the network and host separation was no longer fixed to 8, 16 or 24-bit boundaries, but became variable. In CIDR an IP network is represented by a prefix, which is an IP address and the length of the mask. The length of the mask can be written as  $/n$  where  $n$  is the number of network bits. For example, the network 192.168.1.0 255.255.255.0 can be written as 192.168.1.0/24. CIDR allows for a further subdivision of larger networks into smaller ones, thus giving ISPs the tool to hand out an adequately spaced smaller network to companies that want to be connected to the Internet.

With classless routing a packet needs to be forwarded when the network prefix of the destination host and sending host do not match. Whether they match or not is determined by applying a bitmask, which starts out with a number of 1s equal to the prefix length with the remaining bits set to zero, to an IP address. The so obtained network part needs to differ with the destination network in order for forwarding to occur.

Now, although routing became more complex for ISPs for almost every other PC connected to the Internet routing boils down to sending everything that is not destined for the local network to the default gateway, which is usually the modem/router located in the premises.

## 2.5 The ARP protocol

In the previous section, Section 2.4, it was shown that an IP address consists out of four octets. However, an Ethernet address consists out of six octets as discussed in Section 2.3. Obviously some kind of translation is needed between addresses of the network layer and the data link layer. This is where the Address Resolution Protocol comes into play. The Address Resolution Protocol is defined in RFC 826 an Ethernet Address Resolution Protocol and was originally designed for the Ethernet as implied by its name [17]. The protocol is however general applicable and can be used to resolve any two addresses in any two lengths.

The need for address resolution stems from the fact that network addresses say nothing about the physical connection and proximity between devices, but more about where a device is placed in a hierarchical layer three network. The addresses in the data link layer are used for data exchange between hosts that are geographically close to each other, while the network addresses are used to create virtual networks that span the entire world.




Figure 2.7: An ARP example

It is important to understand that as devices are communicating on the network layer all frame transmissions are still done through the data link layer. This is easier to visualize with Figure 2.7. A packet from host H1 destined for H2 is forwarded first to S1 before it reaches H2, even though both hosts are directly connected in the network layer since they are within the same 192.168.2.0/24 network.




Figure 2.8: The ARP packet format

An ARP packet used for translating IP addresses to Ethernet addresses is depicted in Figure 2.8. In the packet four bytes are used for the protocol address fields and six bytes for the hardware address. The protocol defines two types of messages; a request and a reply. The message type of a packet is defined by the value set in the opcode field. The length of both the hardware and protocol addresses is specified in their respective fields to support addresses of an unfixed length. The length of the protocol address is also implicitly defined by the protocol type (the protocol address space field). The same holds for the hardware address length which is derived from the hardware type indicated by the hardware address space. This redundancy is according to the specifications included for consistency checking, network monitoring and debugging. The known hardware and protocol addresses of sender and receiver are found in their respective fields.

A typical ARP sequence is depicted in Figure 2.9 where host H1, see Figure 2.7, is about to send an IP packet to host H2 by Ethernet, but currently does not yet know what the hardware address is of host H2. To simplify the situation the switch is

assumed to be replaced by a direct link.

To conclude the discussion of the address resolution protocol the following list shows a typical step-by-step interaction between two hosts trying to resolve an address;

1. Host H1 has queued up an IP packet and passes it on to the data link layer.
2. Host H1 tries to lookup the IP address in its cache. If the address is cached it is used and the frame is send out.
3. If the address was not cached host H1 will generate an ARP request. The hardware destination address field is not set since that is what needs to be determined.
4. The ARP request is broadcasted on the Ethernet and now host H1 either receives a reply or the request will time out.
5. Host H2 receives the ARP broadcast, as it is in the same broadcast domain, and determines it is the target for the ARP request by matching the configured IP address with the destination protocol address field.
6. Host H2 generates a reply in which the source address and destination address are swapped and the MAC address is inserted in the source hardware address field.
7. It is very likely that in the near future H2 needs to send packets to H1, therefore host H2 inserts host H1 protocol address and the matching hardware address in its cache for future use.
8. The ARP reply is send to host H1, although this time it is not as broadcast but send as a unicast frame.
9. Host H1 receives the generated ARP reply and inserts the correct destination MAC address for the IP packet.
10. Host H1 caches the MAC address for future lookups and to prevent a flood of ARP request on the network for every IP packet that needs to be transmitted.




Figure 2.9: A typical ARP sequence

## 2.6 The ICMP protocol

When a host sends out IP packets there is no guarantee that all or even some of these packets will eventually arrive at their destination. There can be no guarantees, because there is neither a prior connection setup nor a confirmation of the arrival of the IP packet. There are several reasons why a packet does not arrive at its destination. Some of those reasons might be solvable or preventable by the Internet Protocol, or a higher level protocol running on top of it, if there would be a mechanism in place that could notify a transmitting host of errors that happened along the way.

This mechanism exists and is defined in *RFC 792 titled Internet Control Message Protocol* [19]. RFC792 defines the ICMP protocol which is designed to be a general purpose messaging system and is extendible with other message types. A few other message types are defined in RFC1256 ICMP Router Discovery Messages, RFC 1393 Traceroute using and IP Option and RFC 1812 Requirements for IP Version 4 routers. A new version, which is an IPv6 version, of the ICMP protocol is defined in RFC1885 and revised in RFC2463.

ICMP is an integral part of the IP protocol and must be implemented by every internet protocol stack. ICMP messages can be generated by a fault trigger routine somewhere along the path of a traveling packet. Such a message is itself an encapsulated Internet Protocol message and transmitted like any other ordinary IP packet, thus ICMP does not receive any special treatment from the Internet Protocol.

ICMP does not only define error messages, but also messages that are more informational in nature. A clear distinction is made for ICMP IPv6 in RFC2463, where error messages have a message type from 0 to 127 and informational messages have a message type from 128 to 255. Typically, informational messages are used for testing purposes. The mechanism to trigger the generation of an informational message is by specific queries, either by the end user or a device, this in contrast to error messages

which are triggered by errors.

An ICMP message is classified by the value set in the type field in the ICMP message format. The type field is eight bits wide and allows for the definition of up to 256 different message types. Each message type is further divided by a subtype value named code. Just like the type field the code field is eight bits wide and thus allows for up to 256 subdivisions of the message. The values assigned to the message types and subtypes are assigned by the Internet Assigned Numbers Authority (IANA) and the currently assigned numbers for ICMP are found in RFC1700.

The ICMP only defines the message format and the exchange of its messages. The protocol does not perform any specific action on any of the messages. All ICMP messages, independent of their purpose, have a few fields in common. There are three of those common fields; a type field, a code field and a checksum field as depicted in Figure 2.10. The checksum field is an 16-bit checksum and is calculated over the entire ICMP message to detect errors. The format and contents of the message body depends on the type of the ICMP message. Two examples of messages that are supported by this project are discussed in the following two section.




Figure 2.10: The ICMP message format

### 2.6.0.1 Destination unreachable

As discussed before, the Internet Protocol does not guarantee the arrival of a packet at its destination. This is usually not a problem since higher level protocols like TCP run on top of IP and create a virtual connection with error correction and rate limiting and by using a handshake protocol they provide a reliable network connection. However, a situation can occur where it is impossible to reach the destination. Possible reasons for such an occurrence are routing problems or simply that the destination host is not connected to the network. In those cases it is more efficient to notify the host about the fact that the destination is unreachable than to let the transmitting host continue to send packets which will never arrive.

The ICMP defines a destination unreachable message type that is used by the IP protocol to notify a packet sending host of a failure somewhere along the way. When the sending host receives one of those messages it knows that there is a problem and can decide to undertake an action. To help the stack to diagnose the problem the destination unreachable message includes a portion of the original packet that caused the failure, in particular the IP header and a minimum of eight bytes of the original data datagram.

The Destination unreachable message type is further divided into twelve subtypes through the code field. For example, when the code field is set to a value of one it means that the destination host, as defined in the IP header in the message body, is not reachable. More importantly however it indicates that the intervening communications infrastructure up to the last host is working correctly. The last router has even send an ARP request but it simply was unanswered. Possibly, a network administrator needs to check some cables or perhaps the host is simply not connected or turned on. When the code field is set to a value of three it means that the destination port is unreachable, the sending host might decide in this case to take action and contact the destination on a different port.

#### **2.6.0.2 Echo or Echo Reply Message**

A frequently used tool to debug computer networks is the ping utility. The ping utility is used to test the reachability of a host and can be used to measure the latency between two hosts. Besides the default values there are a range of other parameters that are set; for example, the size of the ping message, the source IP address and the amount of ping messages send. The utility gives a lot of information about the network, for example the round trip delay of a packet, calculated by measuring the amount of time elapsed between sending a ping and receiving the echo, or the amount of successful received echo compared to the amount of send pings.

The ping utility works by transmitting informational ICMP Echo or Echo Reply messages. The code field in this ICMP packet is set to a value of zero, since there are no subtypes defined for this specific message type. Three unique fields for this message type are; an identifier field, a sequence number field and an optional data field. The identifier and sequence number fields are used by the echo message sender to determine which echo replies match with which echo requests. A host can determine which of the Echo messages was successful by matching the identifier and sequence number of the received packets. This is important to know, since IP itself does not even guarantee that packets are received in the same order as they were send and usually the first Echo Message is dropped if the last hop needs to ARP to the destination. On the contrary, a missing Echo Reply somewhere after the first Echo message might indicate connection problems.

Concluding, the ICMP gives a user or protocol a wealth of information about a failure or a triggered query. ICMP can be used to notify an end user of connection problems and can be used to diagnose network problems.

## 2.7 The UDP protocol

The User Datagram Protocol (UDP) is defined in a very short request for comments document named RFC768 - User Datagram Protocol [18]. The User Datagram Protocol is a best effort datagram service in that it is an unreliable and connectionless protocol. Although unreliable does not sound like a feature it can actually be one depending on the requirements set by the application layer.

The unreliability stems from the fact that there is no guarantee that the receiver will actually receive the datagrams in the right order, or even receive them at all as was the case with the Internet Protocol. The only guarantee given by the UDP protocol is that the datagram contents will arrive without any data corruption. This does not mean that the packets never have any data corruption, but merely that when a cycle redundancy check fails the datagram is dropped and not sent to the UDP layer. Due to the fact that there is no additional overhead for error-checking above the packet level, as there is with TCP, UDP data can be much faster than TCP, which becomes apparent when considering that the minimum transaction time for a UDP request-reply is the round trip time plus the processing time needed by the server. With TCP however the minimum transaction time, with assuming that a connection has been setup, is two times the round trip time plus the processing time needed by the server.




Figure 2.11: The UDP message format

In multimedia applications, such as Voice over IP, real-time video conferencing and audio/video streaming there is no need for congestion control and retransmissions. Retransmissions are not useful since by the time the lost packet has been resent several round trip delays have been passed and by the real-time nature of the application there is no longer need for the packet. In addition, the reliable service that TCP provides can introduce an unacceptable jitter due to the fact that an application needs to wait for a retransmitted packet, while the next packets could already have queued up.

The UDP has one function that IP itself does not have, namely its multiplexing feature. A UDP header consists out of four fields each sixteen bits wide, as depicted in

Figure 2.11. The source port and checksum fields are optional fields in that they do not have to be filled in with meaningful data. The port fields are used to distinguish and multiplex UDP packet flows. Generally, applications request a specific port number or are assigned one by the operating system.

The source port is used by the destination to determine to which port it needs to forward its answer. The destination port is usually set to a specific port number of a well known application. For example, if one wants to use the DNS protocol, which runs on top of UDP, the destination port is set to 53. Like with ICMP the IANA keeps a list of officially assigned port numbers and their respective applications. The length field specifies the length in bytes of the entire datagram; the length of the header and data combined. As a result the minimum length is eight bytes, since that is what it takes to send the four fields of the UDP packet.




Figure 2.12: UDP Checksum header

A value in the checksum field is optional. The field should be filled with zero to indicate it is empty when not used. To distinguish between a zero value and an empty value a calculated checksum of zero should be set as a negative zero. The exact method of calculating the checksum, as specified in the RFC, is the 16-bit one's complement of the one's complement sum of the UDP header, the data which is padded with zero octets at the end to finish the packet on a word boundary and a pseudo IP header. The pseudo header, depicted in Figure 2.12, contains the source address, the destination address, the protocol and the UDP length. Although the pseudo header is used for the checksum calculation it is not actually transmitted along with the data. The inclusion of an IP address within the pseudo header is a layer violation and will make it difficult to run UDP on top of any other protocol then IP. Another implication is that systems, such as NAT devices, which modify the IP address need to modify the UDP-layer checksum.

## 2.8 Conclusions

This chapter presented the basic background knowledge to understand the context of the overall design. In order to fulfill the requirements set out in Chapter 1 and keep the design as resource efficient as possible an embedded processor needs to be selected and implemented. An embedded processor has several advantages over creating a complex state machine, for instance; it provides an easy debugging interface, makes it possible to emulate complex state machines in easy to understand assembly language and keeps the design small, since the complexity of the program does not alter the physical implementation of the processor.

Several publicly available embedded processors are found on the Internet. A major drawback of most of these microcontrollers is that they are not designed with resource efficiency in mind, but are designed to be backwards compatible with some existing microcontroller. Two alternatives are given which are designed towards resource efficiency; one made by Xilinx the other by Altera. The development board for this board was selected before the microcontroller and thus the Xilinx implementation was chosen due to vendor lock in.

In addition to the microcontroller, this chapter also discussed a number of protocols that are implemented in the design so that UDP packets can be received from and transmitted to other hosts. The first standard discussed was the Ethernet standard. A history of the Ethernet was given to show the natural evolution of the Ethernet towards full duplex links. For this reason, this project is designed for solely full duplex links, keeping the design small and simple, since no collision detection or sorts need to be implemented.

Other protocols discussed in the chapter are the Internet Protocol, the Address Resolution Protocol, the Internet Control Message Protocol and the User Datagram Protocol. The Internet Protocol provides a basic datagram delivery service. In particular the addressing scheme is discussed that determines where to forward packets to. The Address Resolution Protocol provides in essence a lookup table between four byte IP addresses and six byte Ethernet addresses. A lookup is necessary since the addressing scheme of higher level protocols, like IP, differ from lower level hardware schemes like MAC addresses. To support a few well known network diagnostic utilities a small subset of the Internet Control Message Protocol is discussed and implemented in the design. Finally, the User Datagram Protocol is discussed, which provides access to the Internet Protocol to the application layer and adds a multiplexing feature. By using the multiplexing feature a great number of applications can run and make concurrent use of the UDP/IP stack. The UDP protocol is implemented in this design, because it belongs to the minimum set of protocols needed to transmit data from an FPGA towards another host on the Internet or on a local area network.



## Implementation details

---

This chapter describes the general architecture as well as the specialized hardware blocks. The first section of this chapter presents the hardware platform together with the relevant modules on the platform. The second section, Section 3.2, gives a global overview of the software written for the Picoblaze and the interface presented to the outside world. Section 3.3 describes the hardware implementation and gives an overview of the resources required in the reconfigurable logic. Finally, Section 3.4 summarizes the chapter.

### 3.1 Platform specifications

Many different FPGA demo boards are available. Prices for these boards range from as high as \$70.000 to as low as \$50<sup>1</sup>. The board selected for this project is the Spartan 3E development kit, which is manufactured by Digilent and sold by Xilinx at a price of \$149. The board is positioned by Xilinx as the preferred development kit for the Xilinx Spartan 3E family. The board is depicted in Figure 3.1.

The development platform is build around a Xilinx Spartan-3E FPGA. The kit is designed to provide a prototyping platform to a wide range of embedded systems [27]. The Xilinx Webpack software package is used in combination with this platform to write, compile and upload the HDL to the board and is freely available at the Xilinx web site [29]. The following list shows a complete overview of the components present on the board;

- Xilinx XC3S500E Spartan-3E FPGA
- Switches, buttons and a knob
- Clock source
- Character LCD Screen
- VGA Display Port
- RS-232 Serial Ports
- PS/2 Mouse or Keyboard Port
- Digital to Analog Converter
- Analog Capture Circuit
- Intel StrataFlash Parallel Flash PROM

---

<sup>1</sup>source: [http://www.fpga-faq.com/FPGA\\_Boards.shtml](http://www.fpga-faq.com/FPGA_Boards.shtml)

- SPI Serial Flash
- DDR SDRAM
- 10/100 Ethernet Physical Interface
- Expansion Connectors

The relevant components for this project are the serial ports (Section 3.1.1), the character LCD screen (Section 3.1.2), the 10/100 Ethernet physical interface (Section 3.1.3 and the FPGA itself (Section 3.1.4). The Ethernet component consists of the physical layer (PHY) interface and a RJ-45 connector, the Media Access Controller (MAC) is implemented in the FPGA. An Ethernet connector is used to connect the board and a PC together in order to form a small computer network. Serial interfaces are used as a debugging interface between the PC and the UDP/IP stack. The following subsections give a brief overview of the components, a more detailed description of all components is found in [27].




Figure 3.1: The Xilinx Spartan-3E development board

### 3.1.1 The serial ports

The board contains two serial ports; a female DB9 DCE connector and a male DTE connector. The DCE-style port is used for debugging purposes and is connected to a PC. The DCE-style serial interface consists of a Max3232 line driver connected to a few of the FPGA pins. The function of the line driver is to transform the low voltage outputs of the FPGA to the higher voltage levels needed for the RS-232 standard, a standard used by devices for serial data transmissions. The voltage transformation is done by charging external capacitors, so called charge-pump capacitors, and using the stored energy to create the needed higher voltage levels. For this design there are no handshaking signals and only the Rx and Tx signals are used.

### 3.1.2 The LCD

The LCD interface on the Spartan-3E Starter Kit board is used for the demo application provided with this project's UDP/IP stack. It features a 2-line by 16 character display that is controlled via the 4-bit data interface with the FPGA. The character LCD has an internal ST7066U graphics controller. The graphics controller has three internal memory regions, the Display Data RAM (DDRAM), the Character Generator ROM (CG ROM) and the Character Generator RAM (CGRAM). The CG RAM and ROM provide space for 5-dot by 8-line character bitmaps and are referenced by their respective character codes. The DDRAM stores the character codes to be displayed on the screen, see Figure 3.2. The demo application only interacts with the DDRAM by writing the character codes on the character display addresses that are mapped to the display. For example writing the hexadecimal character code 0x53, which is the character code of the letter 'S', to the character display address 0x41 results in the letter 'S' showing up on the second position of the second line.

Character Display Addresses																Undisplayed Addresses			
1	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10	...	27
2	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50	...	67
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	...	40
DD RAM Hexadecimal Addresses (No Display Shifting)																			

Figure 3.2: The LCD character display addresses

### 3.1.3 10/100 Ethernet physical layer

The development board includes a Standard Microsystems LAN83C185 10/100 Ethernet Physical layer (PHY) interface and a RJ-45 connector [20]. The LAN83C185 is a fully IEEE 802.3/802.3u compliant analog interface IC and allows embedded Ethernet applications on the FPGA. It contains a full-duplex 10BASE-T/100BASE-TX transceiver and supports 10 Mbps (10BASE-T) and 100Mbps operation with unshielded twisted-pair cables. The FPGA connects to the LAN83C185 using a standard Media Independent

Interface (MII) and combined with an Ethernet Media Access Controller the board provides an Ethernet connection to the network.

### 3.1.4 Xilinx FPGA

Xilinx is the market leader in programmable logic, where the reconfigurable logic is implemented in Field Programmable Gate Arrays. FPGAs are "off-the-shelf" chips that a developer programs to perform a specific function, this in contrast to chips "programmed" by the manufacturer during the manufacturing process, so called Application-Specific Integrated Circuits. Where historically FPGA chips were only used as a replacement for discrete logic chips, they are now more and more used for design integration. The main reason for this change is that FPGA chip costs are approaching the costs of the equivalent ASIC. Using readily available FPGAs increases the product design flexibility and gives a faster time-to-market.

For this project a XC3S500E FPGA is used. This chip is part of the Xilinx Spartan-3E FPGA family, a low cost series suitable for high volume applications. Densities in the family range from 100,000 to 1.6 million system gates, which should be big enough to leave a significant amount of free gates after the UDP/IP stack is implemented. The Spartan-3E family does not come with an on chip microprocessor making it relatively easy to retarget the design to a different Xilinx family or to an FPGA of a different vendor.

## 3.2 Software implementation

The Berkeley Socket Interface (BSI) was part of the 4.2 release of the original Berkeley distribution of the UNIX operating system that contained the TCP/IP protocol stack and was released in 1983 [21]. It was not until 1989 however that the University of California, Berkeley could release its operating system together with the networking library completely free from the constraints set by AT&T on its copyright protected UNIX. Since that time, the Berkeley Socket API forms the de facto standard for abstraction of network sockets and is implemented in this design.

### 3.2.1 UDP sockets

Berkeley sockets, also known as the Berkeley Software Distribution (BSD) Socket API, is an Application Programming Interface (API) that provides a library of functions for performing inter-process communications through the use of C code. Nowadays many other programming languages use a similar interface as provided by the C API and all modern operating systems have some kind of Berkeley based socket interface implementation. The API provides a high level abstraction of many different kinds of I/O devices and their drivers by wrapping them up in an abstraction layer called *internet sockets*.

A socket is the BSD method for Inter-Process Communication (IPC), which allows concurrently running processes to exchange data through sockets. Some IPC mechanisms only support data exchange between local processes, while others allow data exchange

between geographically dispersed machines. Sockets are of the latter type, providing both local and remote data exchange and were designed as a standard way to support many different kinds of communication protocols and data streams.

Originally, sockets were treated as files. The UNIX system calls *open()*, *read()*, *write()* and *close()* are used on both files and sockets. An example of this similarity is that when a file is being created by calling the *open()* function an integer is returned. This integer, referred to as the file descriptor, is then used to change the file. The same holds for sockets where a *socket()* call returns a socket descriptor that gives access to the socket. A *socket()* call opens a socket and takes two key arguments; a domain parameter to select the protocol family, and a type parameter to select the protocol.

There are currently about ten supported protocol families. The one used in this implementation is the IP\_INET family, which is the Internet family for IPv4. The widely popular protocols TCP, UDP and IP belong to this domain. Internet sockets provide five different types of access. The five defined type are SOCK\_STREAM, SOCK\_DGRAM, SOCK\_RAW, SOCK\_SEQPACKET and SOCK\_RDM. SOCK\_RDM is not yet implemented and SOCK\_SEQPACKET is only used for PF\_NS. A SOCK\_STREAM type provides sequenced, reliable, two-way connection based byte streams and is implemented on top of TCP. On the other hand a SOCK\_DGRAM socket supports datagrams, which are connectionless, unreliable messages of a fixed maximum length. Finally, the most powerful, versatile and low level interface, the raw socket SOCK\_RAW, enables a process to read and write IPv4 datagrams with an IPv4 protocol field that is normally not supported by the operating system. An example, the Internet Group Management Protocol (IGMP), a communication protocol used to manage the membership of multicast groups does not use TCP or UDP but uses the IP layer directly through raw sockets.




Figure 3.3: An UDP data exchange between client and server

A typical UDP setup looks like Figure 3.3, in which a client tries to exchange data with a server. The server started by opening up a socket with a *socket()* call specifying the domain, PF\_INET, and the type SOCK\_DGRAM and it sets the protocol to IPPROTO\_UDP. Then it binds the socket to an address with a *bind()* call specifying the socket descriptor, an address structure and the length of the address structure. The server calls the function *RecvFrom()*, which blocks until a datagram is received and returns the length of the received datagram. After receiving the datagram it is likely that the server wants to send some data back and does so with a *SendTo()* call. From the clients perspective it is all quite similar except that it will start by sending the data,

since it initiated the communication, and will wait for possible data before eventually closing down the socket with a *close()* call.

### 3.2.2 Signals

In UNIX, signals are used to notify running applications that a certain event has occurred. Usually they interrupt the running process and expect to be handled immediately. Each signal is identified by a unique integer number and a symbolic name. A signal can have a signal handler, a function that handles the received event. A signal is in principle similar to a hardware interrupt, except that the operating system sends the signal instead of a hardware component.

Although in UNIX many different signals are defined only one is used in this implementation. The SIGIO signal is used in combination with non-blocking socket calls. A common problem associated with asynchronous IO is that there is no way of knowing when to expect data. At the same time the default behavior of a socket call is to stop the program until the requested function is completed. One can expect that a lot of time is wasted on waiting for data with a *RecvFrom()* call. An alternative way of retrieving data is to configure the socket for non-blocking IO so that all calls made to the socket are non-blocking. A non-blocking function will return immediately with a value indicating either a success or a failure. Instead of having to wait for the return of the function, the function is now polled periodically until the function returns successfully. The CPU can now be used between the polls for more useful work than just idling. An even better solution is to do no polling at all but instead listen for the SIGIO call with a signal trap. This frees up the CPU completely from waiting for data and allows other tasks to run, while it is still ready to receive any data at any time.

### 3.2.3 Sockets and signals implemented

Concluding, the Berkeley Socket Interface provides an abstraction for network sockets and allows client/server communication with just five different functions. Combined with a signal the interface provides an easy access to the UDP/IP stack, where received data is indicated by an interrupt. This functionality is implemented in order for an easy access to the UDP/IP stack, without inventing a complete new interface.

The physical interface consists of two sets of register banks. Each bank consisting out of sixteen eight bits registers, as depicted in Figure 3.4. One register bank, the IN bank, is only written by the application running alongside the stack, while the other bank, the OUT bank, is only written by the UDP/IP stack. Both banks are read by both the application and the stack.

There are three types of registers defined. The first type is *Command ID* and is filled with any arbitrary number, as long as it is not the same number as used in the previous command. The *Command ID* is used by the UDP/IP stack to check whether there is a new command present in the registers, while the application reads the OUT *Command ID* to check if the command is completed. For both cases this is determined by checking the current value with the previous value. The stack is busy as long as the IN and OUT *Command IDs* differ in value. The second type is *Command* and dictates




Figure 3.4: The UDP/IP stack interface

which command is executed on the UDP/IP stack, since only the application can request actions there is no *Command* register in the OUT bank. The third and last type is a *Argument* type and can have any value and its meaning is determined by the *Command* that is to be executed. A list of commands similar to the Berkeley Sockets is shown in Table 3.1 and a list of additional commands supported by the stack is shown in Table 3.2.

In principle all functions are blocking functions, with the exception of the *RecvFrom()* call. The advantage of having a non-blocking *RecvFrom()* is that it allows multiple applications to poll the stack and request an incoming packet. With a blocking function it would not have been reasonably possible to use the stack concurrently, for the simple reason that one application could block the stack forever by requesting a packet that might never arrive. Instead of polling the stack one could also use the earlier mentioned method of signalling the application.

### 3.2.4 The program flow

A high level program flow for this UDP/IP stack is depicted in Figure 3.5. The program starts by initializing several variables, such as the OpenSockets variable and the LastMessageSize variable. After the initialization of the stack the MAC module is reset and the first frame is requested. The MAC module will now continuously check if it has received a valid new frame. If it did, the frame is copied to a separate RX buffer and a bit in a special function register is set to indicate that the copying is completed. Periodically the stack will check if there is a new packet present by checking the value of the just mentioned bit.

If there is no new frame present in the receive buffer, the stack will check the command registers for a new command, as is discussed in 3.2.3. A change in the *Command ID* register indicates an UDP/IP stack function call by one of the applications. The value of the *Command* register is loaded and compared in sequence with the constants attached to the functions, as depicted in the command value column in Table 3.1. The functions *SendTo()* and *RecvFrom()* are positioned at the top of the command list to reduce the inherent delay of checking each constant.

Figure 3.5 has been simplified by leaving out the handling of the commands and

Table 3.1: UDP/IP stack commands

Command value	Command	Arguments IN	Arguments OUT
07	Socket()		Result (FF=Error, !FF=Ok) SocketId
08	Bind()	SocketId PortH PortL	Result (FF=Error, !FF=Ok)
0B	RecvFrom()	SocketId BufferAddressH BufferAddressL	Result (!00=Error 00=Ok) SourcePortH SourcePortL SourceIPAddress[3] SourceIPAddress[2] SourceIPAddress[1] SourceIPAddress[0] LengthH LengthL
0A	SendTo()	SocketId LengthH LengthL BufferAddressH BufferAddressL UDPDestinationPortH UDPDestinationPortL IPDestinationAddress[3] IPDestinationAddress[2] IPDestinationAddress[1] IPDestinationAddress[0]	
09	Close()	SocketId	

protocols. The handling of the commands such as *getIP()*, *setIP* or *getNetMask()* is relatively easy. The value of the currently assigned IP address, gateway address and the netmask are stored in the scratchpad of the Picoblaze microcontroller. The commands simply call a copy function with a pointer and a length as arguments. The copy function then copies the contents of the scratchpad to the argument registers in the OUT register bank, thus returning the requested value.

A more complex command is *SendTo()*, which is responsible for sending out UDP traffic. Normally only one packet is placed in the transmit buffer at any given time. This works well for larger packets where the amount of data is large compared to the overhead caused by processing the packet. For large packets the achievable throughput is close to 100% of the theoretical throughput. However small frames with a size of around 64 bytes suffered heavily of having only one buffer, mainly because a packet can

Table 3.2: Additional UDP/IP stack commands

Command value	Command	Arguments IN	Arguments OUT
0C	GetHardwareAddress()		MACAddress[5] MACAddress[4] MACAddress[3] MACAddress[2] MACAddress[1] MACAddress[0]
01	GetIPAddress()		CurrentIPAddress[3] CurrentIPAddress[2] CurrentIPAddress[1] CurrentIPAddress[0]
02	SetIPAddress()	NewIPAddress[3] NewIPAddress[2] NewIPAddress[1] NewIPAddress[0]	
03	GetGateway()		CurrentGatewayIP[3] CurrentGatewayIP[2] CurrentGatewayIP[1] CurrentGatewayIP[0]
04	SetGateway()	NewGatewayIP[3] NewGatewayIP[2] NewGatewayIP[1] NewGatewayIP[0]	
05	GetNetMask()		CurrentNetMask[3] CurrentNetMask[2] CurrentNetMask[1] CurrentNetMask[0]
06	SetNetMask()	NewNetMask[3] NewNetMask[2] NewNetMask[1] NewNetMask[0]	

not be copied to the transmit buffer while there is still another packet stored in it. To improve the throughput the buffer is split up in two equal sized parts. The buffer acts as a single large buffer for packets with a size larger than 768 bytes, however if there are two consecutive small packets, then each packet is placed in only one half of the buffer. In this way one packet stays in the buffer accessible by the MAC module, while the stack works on the second packet in the other half. After the data is copied from the application buffer to the internal transmit buffer a pseudo header is placed before

it, as discussed in Section 2.7. Furthermore an internal checksum calculator build in reconfigurable logic is activated. The result of the calculation is placed inside the UDP header and the pseudo header is dropped. Now the UDP packet is encapsulated in an IP packet and the destination IP address is copied from the IN register bank. After the IP header is formed the stack calls an internal send function which checks if the destination IP address is a local address or a remote address, for definitions of local or remot address see Section 2.4.1. If the address is a local address it is immediately looked up in the ARP table. However, if it is a remote address, the default gateway is used and looked up in the ARP table. The MAC address belonging to the IP address is copied directly to the transmit buffer if the address is found in the table. Alternatively, the address is not found, which leads to dropping of the packet and the generation of an ARP request in the transmit buffer. Finally, whatever is currently placed in the transmit buffer is send away.

Furthermore the stack itself handles all ARP and ICMP traffic. Whenever a packet is placed inside the RX buffer the stack checks first if the packet is an ARP request. If so, the stack waits for the complete transmission of an outgoing packet and will then start building an ARP reply in the transmit buffer with its own IP address and MAC address filled in. The stack will store the remote host's MAC and IP address for both the ARP reply and the ARP request. The stack also builds automatic replies for received ICMP echo request, where the building entails copying the received frame to the transmit buffer, change the message type to a reply and adjust the checksum.

### 3.3 Hardware implementation

This section will discuss the overall system as implemented in reconfigurable logic. Before the actual implementation, several decisions had to be made in terms of compatibility, speed and area. One such a decision is when to comply with the RFC documents applicable to this design and when not. For example, it is understandable that half duplex Ethernet is required for backwards compatibility by the RFC documents. However, virtually all switches and routers support full duplex nowadays. The tradeoff here is between adhering to the standard and increasing the size of the design or optimizing the design and loosing a functionality, that will most likely never be used.

#### 3.3.1 Accelerating modules

The stack needs to perform certain actions and it needs to perform these actions with a real-time constraint to be able to send out frames at linespeed. The amount of time that can be spend on all actions combined is the same time as it takes one frame to be transmitted for a pipelined design. This results in that maximum 275 instructions can be executed per frame, taking into account the line speed for 64 byte frame and the frequency that the Picoblaze runs on. Simply fetching the bytes from the application buffer and placing it in the transmit buffer, as happens when the frame is build, already takes 80 instructions. A more complicated task as performing an ARP lookup takes 275 instructions by itself. One can only conclude that some of these actions need to be




Figure 3.5: The program flow

accelerated in order to send out frames at linespeed.

One of the main problems while designing the stack was to select the functions that are implemented in hardware. The following factors are considered when this choice was made, as illustrated in Figure 3.6. First, while throughput is not set as a hard requirement it is still a factor that is taken into account, because a stack that sends out a single byte per minute is not useful for many applications.

Another important factor is the amount, and complexity, of the data that needs to be exchanged between the module and the software versus the achievable speedup. If the costs of exchanging the data are for some reason higher then the speedup of




Figure 3.6: Increase in area and speed vs increase of instructions and decrease of area

the calculation itself then this function is not a good candidate for implementation in reconfigurable logic. The costs of the data exchange is expressed in the amount of instructions it costs to perform the data exchange.

The amount of area required on the FPGA by the hardware implementation is another factor. Since one of the requirements for this implementation is that the stack can be implemented on the smaller versions of the Xilinx Spartan 3E family not every function would be suitable for hardware implementation. In some cases it might be desirable to separate a function into smaller functions in order to achieve a partial speedup while still fulfilling the requirement set for the utilized area.

At the same time not every function is implemented in software too since the Picoblaze architecture supports only up to 1024 instruction out-of-the-box and implementing all functions in software would take more than 1024 instructions. There is not only a limit to the amount of instructions, but also in the amount of available scratchpad memory.

Therefore, a good candidate function is a function which requires big chunks of Picoblaze memory and needs a large amount of instructions to be implemented. Combining all these factors it can be said that in order for a function to be implemented in reconfigurable hardware it must;

- Use a lot of memory.
- Use a lot of instructions.
- Use a lot of processing time.

Several functions come to mind with these requirements. The first one would be the ARP function, since every ARP table entry would take up four bytes for the IP address, six bytes for the MAC address and another byte for the status, adding up to a total of eleven bytes. Considering that there are only 64 bytes of memory available and one would want to store several entries in the ARP table it becomes clear that the ARP function needs a separate memory bank. Another reason to select the ARP function is the amount of time it would take to perform the function in software. As an example, a typical implementation would look like the code shown in Listing 3.1. Here it is assumed that registers R1,R2,R3 and R4 contain the IP address that needs to be searched and R4 points to the first byte of the ARP table structure. The code tries to match the

---

```

start:
        SUB      R4, 0B
next_entry:
        ADD      R4, 0B
        LOAD     R5, R4
loop:   FETCH    R6, (R5)
        COMPARE  R6, R0
        JUMP     NZ, next_entry
        ADD      R5, 01
        FETCH    R6, (R5)
        COMPARE  R6, R1
        JUMP     NZ, next_entry
        ADD      R5, 01
        FETCH    R6, (R5)
        COMPARE  R6, R2
        JUMP     NZ, next_entry
        ADD      R5, 01
        FETCH    R6, (R5)
        COMPARE  R6, R3
        JUMP     NZ, next_entry
found:

```

---

Listing 3.1: An ARP lookup routine

IP address byte by byte with a specific ARP table entry and if there is a difference the routine jumps back to try the next entry by adding the eleven bytes to the pointer.

In reconfigurable hardware the lookup is much easier. The ARP table is stored in a BRAM with a width equal to the combined width of the IP address, MAC address and status byte. A lookup now entails increasing an address counter and matching the IP address portion of the BRAM's output with a comparator. If there is a match then the MAC address is found immediately at the MAC address portion of the same output. The maximum speedup of accelerating this function in reconfigurable logic is calculated as in Equation 3.1. Here it is assumed that it is possible to hold sixteen entries in the Picoblaze memory, as is the case with the BRAM and that every instruction cost two clocks cycles to process.

$$S_{max} = \frac{T_{code}}{T_{accelerated}} = \frac{entries \cdot instructions \cdot \frac{clock\_cycles}{instruction}}{entries} = \frac{16 \cdot 17 \cdot 2}{16} = 34 \quad (3.1)$$

Other functions that are selected for implementation in reconfigurable logic are functions that need to perform 16 bit operations and which need to process most, if not all, of the bytes in a frame. Two functions that have these characteristics are the CRC function and the copy function. The CRC function calculates the 16 bits CRC over all bytes in the frame. The copy function copies every byte from the application buffer to

---

```

next_byte:
    OUTPUT    R1, address_pointer_high
    INPUT     R5, (R0)
    OUTPUT    R3, address_pointer_high
    OUTPUT    R5, (R2)
    ADD       R0, 01
    ADDC      R1, 00
    ADD       R2, 01
    ADDC      R3, 00
    COMPARE   R0, R6
    JUMP      NZ, next_byte
    COMPARE   R1, R7
    JUMP      NZ, next_byte

finished:

```

---

Listing 3.2: A copy routine in Picoblaze assembly

a temporary buffer and then to the transmit buffer. Listing 3.2 shows a possible implementation of the copy function as it would be written for the Picoblaze. The function needs 10 instructions to copy a single byte.

In contrast to the software version, a hardware version can perform at a much higher speed, completing the task in the equivalent of half an instruction. For instance, with an 80Mhz clock signal it is possible to do  $40 \cdot 10^6$  instructions per second (Equation 3.2), when this result is combined with the amount of bytes that need to be processed to achieve a 100Mbit/s throughput (Equation 3.3) it can be seen that a copy action should take no longer than 1 instruction per byte. This is much less than the 10 instruction per byte the Picoblaze would require. Implementing the copy function in software would by itself decrease the maximum throughput from 100Mbit/s to 10Mbit/s.

$$\frac{80MHz}{2^{\frac{instruction}{clock}}} = 40 \cdot 10^6 \frac{instructions}{second} \quad (3.2)$$

$$\frac{100 \frac{Mb}{s}}{8bits} = 12,5 \cdot 10^6 \frac{bytes}{second} \quad (3.3)$$

$$floor(\frac{40 \cdot 10^6}{2 \cdot 12,5 \cdot 10^6}) = 1 \frac{instruction}{byte} \quad (3.4)$$

### 3.3.2 The interface with the reconfigurable logic

Now that the accelerated modules have been chosen, the communication method between the modules needs to be selected. Several methods are used to interface the processor with the modules. One of the most important criteria for the method is the additional overhead it would cost to implement the method. The additional overhead is not only

expressed in the time it would take to transmit the actual data, but also in terms of resources required on the FPGA to implement the method.

Several options are explored that could facilitate the communication between the Picoblaze and the reconfigurable hardware modules. One way is to make use of a Direct Memory Access (DMA) controller inside the FPGA and use a large external memory. The benefits of this approach are that several modules can operate independently on the packets, that are stored in a central memory. Ideally the ARP module could look-up the IP address, while at the same time a different module concurrently calculates the checksum of the packet and updates the respective checksum field. This entire process then works with minimal input from the microcontroller. However, one could envision many applications that have no need for a large packet buffer and do not utilize a large memory for their own functioning. For those cases, adding an external memory of relative large size, compared to the size of the BRAMs, and a DMA controller would be completely undesirable.

The use of a bus topology is another option. Several bus architectures are readily available for connecting system-on-chip modules. Xilinx uses IBM's CoreConnect with the embedded PowerPC microprocessor. Altera on the other hand uses ARM's Advanced Microcontroller Bus Architecture (AMBA) to connect their embedded microprocessor to the rest of the FPGA. Another initiative is the Wishbone System-on-Chip Interconnect Architecture which is maintained by Opencores.org and is not copyrighted and in the public domain.

All these busses operate in more or less the same way. They comprise of some switching fabric, an arbiter that selects the device that can access the bus and a protocol for using the bus. Implementing one of these buses greatly benefit the re-usability of the design when the system is used in a different setup. However, the additional overhead incurred by a bus topology compared to the next option is significant. Another reason not to choose this option is that the design would not benefit much of using a standardized bus within its boundaries, since no external system would access any of its modules directly.

The simplest option for interfacing with the reconfigurable logic is using LUT look-up tables in Distributed RAM (DRAM) as register banks [25]. Instead of using one of a handful BRAMs within the FPGA, a logic block within the FPGA is used as distributed RAM. The main reason for choosing DRAM over BRAM is the limited amount of BRAM blocks available in the smaller FPGAs, four in the smallest FPGA of the Spartan-3E family and . Distributed RAM can be configured as a single-port RAM with synchronous write and asynchronous read or as dual-port RAM with one synchronous write and two asynchronous read ports. Coupling the register banks with the input/output ports of the Picoblaze results in a bus structure where the microcontroller acts as an arbiter and the switching fabric.

There are several limitations with this option. First, the microcontroller needs to participate in every communication since it needs to transfer the data between the modules and second, no direct communication between the modules is possible. Perhaps the most important drawback is that in this design the data needs to be exchanged byte wise, since the Picoblaze is an eight bit processor. The main benefits of this option are however the minimum amount of resources needed on the FPGA to implement it and the

simplicity of the solution. The microcontroller now accesses a module by just reading or writing from a register with the *input* and *output* commands.

### 3.3.3 UDP/IP Stack hardware implementation

The general overview of the entire design is depicted in Figure 3.7. The system consists out of the designed IP module, depicted as the inner block within the figure, and possibly several application running alongside. The applications interact with the UDP/IP stack through the host interface, which consists out of several registers and a memory interface. The general idea is that the applications and the stack share a common buffer and exchange pointers through the host interface. A function that provides an abstract interface to the UDP/IP stack, such as *read()*, *write()* and *open()*, is 'called' by setting specific registers. The results of those functions is then obtained by either polling or acting on a generate interrupt.

#### 3.3.3.1 The *read()* function

When a packet is received it is placed within the receive buffer contained in the MAC module. Within this buffer several packets are stored before they are processed. However, if the buffer is full all new frames that arrive are dropped. After the packet is completely received and stored in the buffer a signal is generated that is read by the Picoblaze. The Picoblaze polls this signal every time as part of its main loop. The Picoblaze eventually notices the signal and processes the frame.

The first thing the Picoblaze checks is whether the frame is destined to this system by comparing the destination MAC address with its own MAC address. If it is a match, or the frame is broadcasted, then the frame is acted on. In case it is an ARP request, the Picoblaze will check if the request involves its own IP address. If it does, a reply is generated and the IP address of the sending host is stored in the ARP table for future use.

If the packet is an ICMP echo request, the Picoblaze will copy the entire packet directly towards transmit buffer, swap some fields, change the type to a reply and transmit the echo reply. The applications connected to the UDP/IP stack are not involved with handling the ICMP packets.

The packet can also be a non ICMP IP packet, in this case the IP address is checked to match with the internal IP address. If there is a match, the headers of the packet are stripped off and the data is copied to the common buffer. A register is set and an interrupt is created to notify the applications running alongside the stack. Depending on the protocol that delivered the packet, eg. UDP, several other registers may be set to indicate the destination and source port.

The receiving buffer is only about 2000 bytes in size. This is large enough to handle even the largest Ethernet frames of 1518 bytes, excluding jumbo frames. When such a large frame is received the buffer is not large enough for a second frame. It is therefore the application's responsibility to process the incoming packets as fast as possible to make space for incoming frames by calling the *read()* function.

### 3.3.3.2 The *send()* function

The transmission of a packet is more complex than the reception of a packet because a new header must be created, rather than just stripping one. When an application wants to transmit data, it has already stored the data without any headers in the buffer shared with the UDP/IP stack. The application exchanged the pointer to this data with the UDP/IP stack and sets the destination IP address, source port and destination port with a *send()* call.

The Picoblaze prepares the required headers in the transmit buffer and copies the data from the common buffer to the transmit buffer through a dedicated cyclic redundancy check (CRC) module after a change is noticed in the command register by polling it. This module will copy the data and calculate the CRC at the same time. A separate CRC module is necessary, since calculating the CRC within software is certainly possible, but the obtainable bandwidth will come nowhere near the Ethernet line speed.

Now that the headers are created, the destination IP address of the packet needs to be looked up in the ARP table. The lookup procedure depends on whether the destination address is located within the same network as the UDP/IP stack or not. If the IP address is a local address and thus in the same network, the address is directly looked up in the ARP table. However, if the address is found to be within a different network, then the default gateway IP address will be looked up and not the destination address. In both the local and remote case it so that if the IP address is found in the ARP table, the MAC address is copied to the destination MAC address field of the Ethernet header. However, if the address is not found, then the current packet will be dropped. This is common behavior and accepted by the RFC. Instead of the dropped packet, an ARP request is sent to broadcasted the MAC address belonging to the IP address.

### 3.3.4 The arp module

The ARP module, depicted in Figure 3.8, provides a fast way to store and lookup MAC and IP addresses. The interface consists out of a set of registers, which are mapped onto an address space of sixteen bytes accessible by the Picoblaze. The output of each register is combined to form a wide bus. The bus presents the value of the IP address and the MAC address to the BRAM. The BRAM is configured to have two independent ports, one read and one read/write port. The bus is connected to both the ports.

The program running on the Picoblaze stores an IP address and MAC address combination by first writing their values to the appropriate registers. After the registers have been set the Picoblaze sets the first bit of the status register, which is assigned the first address allocated to the ARP module. This triggers the finite statemachine to move to the write state. The ARP module increases the ARP table's address counter in the write state, so that new entries are stored in a circular fashion, and at the same time writes the values to the current address into the ARP table.

The ARP table is also used for lookups. The procedure to lookup an MAC address is quite similar to writing an entry. The program will set the IP address registers and then set the second bit of the status register. A write to second bit triggers the finite statemachine to move to the read state. In the read state an address counter is increased




Figure 3.7: UDP/IP IP Core Architecture

step by step. A found signal is generated if the IP address present on the output bus of the ARP table matches the IP address set in the registers. After the address value is corrected for the offset created by pipelining the design the found bit in the status register is updated. If there is no match found in sixteen cycles the statemachine will set the not-found bit in the status register.

### 3.3.5 The copy module

The copy module looks quite similar to the ARP module design. The copy module exists out of a set registers. The registers hold the sixteen bit address of the first byte to copy, the destination address for the first byte and the amount of bytes to copy. The program running on the Picoblaze sets directly the addresses and length of the block, which is possible because the upper and lower halves of the registers are separately addressable. As with the ARP module, the setting of a bit in the status register triggers the statemachine. The statemachine starts a pipelined copy process. During the process both the address counters are increased, while the amount of bytes register is decreased. The statemachine moves into the finishing states when the amount of bytes to be copied is down to two. The finishing states copy the last few bytes and finally update a status




Figure 3.8: High overview of the ARP module

bit to indicate that the process is finished.

### 3.3.6 Modification of the MAC

This project uses the 10/100/1000 Tri-mode Ethernet MAC module which was published at [opencores.org](http://opencores.org) under the LGPL and written by Jon Gaoçitegao. The module's functionality is part of the OSI Data Link Layer and provides addressing and channel access control mechanisms to send out and receive Ethernet packets to the physical layer.

Out of the box, the module was not suitable for this project since the data bus used in the MAC module is 32 bits wide, while the Picoblaze's data bus is just eight bits wide. A multiplexer could be used to multiplex the four bytes into the Picoblaze processor and a de-multiplexer could be used to send out the data back to the MAC, but for this project a more elegant solution has been chosen. The frames that are transmitted and received are first buffered in BRAMs. The BRAMs are configured as dual port BRAMs, where each port is configured independently of the other, while still accessing the same data. In this way the memory is addressed byte for byte without regard for word boundaries by the Picoblaze while keeping the interface towards the MAC unchanged.

However decreasing the width of the data bus increases proportionally the width of the address bus, which is also limited to just eight bits. This problem is solved by dividing the buffer into segments. The Picoblaze accesses a particular byte by loading the higher part of the address first into a register that drives the higher part of the address signal. Secondly, the remaining bits of the address are driven directly by the address port of the Picoblaze. Using this technique there is hardly any penalty in addressing the buffer compared to a full width bus, since in this case only one operation out of 128 needs to update the segment address, if the data is accessed sequentially.

### 3.3.7 Placing the design into the FPGA

The UDP/IP stack provides direct access through the JTAG interface to the memory block where the code executed by the Picoblaze is stored. The JTAG interface is used to update the code without recompiling and uploading the entire FPGA design [24]. By using this technique an enormous amount of time is saved during debugging, since recompiling the entire FPGA design takes several minutes, while uploading the new code to the BRAM only takes seconds. The resource costs for this additional feature are minimal, but the feature does utilize a rare resource; namely the JTAG interface itself. If the JTAG module is needed for a different part of the design, or for debugging the entire design with Xilinx's Chipscope, it will be necessary to comment out the JTAG module in the Verilog module that instantiates the memory to store the instructions.

Table 3.3: Timing constraints

Constraint	Period	Actual Period		Timing Errors	
	Requirement	Direct	Derivative	Direct	Derivative
CLKIN_IBUFG.OUT	20.000ns	N/A	19.890ns	0	0
CLKFX_BUF	12.500ns	12.431ns	N/A	0	0

One Digital Clock Manager (DCM) is used in this design out of the two, four or eight DCMs that are available in the Spartan 3E FPGA family, depending on the device size. The DCM is instantiated within the design by using the DCM primitive. The DCM provides clock-skew elimination, phase shifting and frequency synthesis. The latter being the reason why the DCM is incorporated in the design, since frequency synthesis is used to generate the appropriate clocking signals for the stack. The stack runs on two frequencies, namely at 50MHz for the MAC module and at 80MHz for the remainder of the stack, as is seen in Table 3.3. The two clock domains are separated by asynchronous dual-port BRAMs.

The design has been optimized for higher clock frequencies by pipelining the data path. The most effective strategy for pipelining is to pipeline the port\_id output of the Picoblaze. Decoding the port addresses that are used to select the appropriate registers in the different modules causes delays since some of the signal may need several layers of combinatorial logic due to the fact that eight inputs need to be decoded to one bit. The Picoblaze uses two clock cycles for both the read and writes to the ports. This means that the first clock cycle is used to register the signal that selects the module. An additional benefit is that registering the output reduces the fan out of the port\_id and out\_port signals reducing even further the delay. Using this technique the design could be implemented at a clock frequency of 80MHz, increasing the throughput of the initial design by 60%.

The device utilization of the UDP/IP stack as placed in the Xilinx XC3S500E Spartan-3E FPGA is presented in Table 3.4. The most interesting numbers of the table are the ones at the top, the number of slice flip flops and the number of 4 inputs LUTS. The number of occupied slices is less relevant since the place and route tool does not

necessarily use up all available logic present in a single slice before using another, in other words the design is spread out over the FPGA. Summarizing the table it can be said that the entire design uses 1328 slice flip flops, 1767 4 input LUTs, which is  $< 20\%$  of the available resources in this FPGA.

Table 3.4: Device Utilization Summary

Logic Utilization	Used	Available	Utilization
Number of Slice Flip Flops	1,328	9,312	14%
Number of 4 input LUTs	1,767	9,312	18%
Logic Distribution			
Number of occupied Slices	1,388	4,656	29%
Number of Slices containing only related logic	1,388	1,388	100%
Number of Slices containing unrelated logic	0	1,388	0%
Total Number of 4 input LUTs	1,908	9,312	20%
Number used as logic	1,500		
Number used as a route-thru	141		
Number used for Dual Port RAMs	208		
Number used for 32x1 RAMs	52		
Number used as Shift registers	7		
Number of bonded IOBs	97	232	41%
Number of RAMB16s	5	20	25%
Number of BUFGMUXs	5	24	20%
Number of DCMs	2	4	50%

### 3.4 Conclusions

This chapter presented the implementation details of the UDP/IP stack. The prototype board was described and the relevant peripherals, such as the serial port, the liquid crystal display and the 10/100 Ethernet physical interface, were discussed.

The introduction of the BSD Socket API, which forms the de facto interface standard for the TCP/IP stack, made it possible to provide a standardized way of interacting with the stack. The supported function calls were described as well as the required arguments and the results they returned. A high overview of the program flow described the handling of, in particular, the *send()* and *receive()* function calls. Using the concept of signals as a way of supporting non-blocking function calls makes concurrent use of the stack possible for applications.

Furthermore, the chapter discussed the balance between FPGA area requirements, throughput and the limited amount of supported instructions by the Picoblaze. Concluding it could be said that functions that either operate on every byte of a frame or require large amounts of memory should be implemented as separate modules in reconfigurable hardware. For this reason, the memory copy function, the arp function as well

as the crc function were chosen for implementation in HDL, showing a tenfold increase in throughput over a software only implementation.

In addition to speeding up modules, an effective bus strategy was discussed. The bus forms the integral component of the interface between the processor and the various modules spread out over the FPGA. It turned out that a simple shared register bank is the most resource efficient option, with the drawback of having all data operations going through the relatively slow Picoblaze.

Finally, the design was implemented in the FPGA. Several timing issues initially limited the clock frequency to 50MHz. Achieving a higher clock frequency is relevant, since an increase in clock frequency results in a linear increase in maximum throughput. By using the Xilinx Timing Analyzer the key problems were identified. Most of the problems could be solved by pipelining the design and removing an additional clock domain that was used for the memory components. In the end the design achieved a clock frequency of 80MHz. The amount of resources on the FPGA required by the implementation is lower than 20% on this FPGA. Unfortunately the number of used BRAMs make the implementation unsuitable for the smallest Spartan 3E FPGA.

# Experimental results

---

The previous chapter described the platform specifications, the software implementation and the hardware implementation. This chapter presents the tests performed on the implementation and the obtained results. Section 4.2 discusses the functionality test and the results. Section 4.3 shows the performance tests in which the throughput is measured for several framesizes and in three scenarios; a transmitting stack, a receiving stack and a back-to-back stack. Section 4.4 summarizes the results and concludes this chapter.

## 4.1 Demo application

A demo application was created and connected to the UDP/IP stack as it would be in a typical situation. Using the stack in a typical situation makes sure that the results are repeatable and meaningful. The demo application is build on top of another Picoblaze processor and embedded in the FPGA next to the stack. The demo application and the UDP/IP stack share a single BRAM block. The BRAM block is configured to have two independent interfaces; where one interface is connected to the stack, and the other to the demo application. The complete setup is depicted in Figure 4.1. In addition to the BRAM, an LCD is attached to the output port of the Picoblaze. The control signals for the LCD are steered by the demo application. Interaction with demo application is made possible through the serial port present on the development board.

The demo application provides full access to the UDP/IP stack command and result register banks through its serial port. The stack supports several functions for debugging purposes in addition to the functions described in Table 3.1 and Table 3.2. These functions are *readPort*, *writePort*, *readMem* and *writeMem*. With just these four functions all modules within the stack itself is controlled and the results reported back to the application. The functions also provide direct access to the scratchpad memory of the Picoblaze inside the stack. The scratchpad memory stores critical information about the assigned IP addresses and opened sockets.

## 4.2 Functionality tests

The demo supports several functions and commands that are used to test the functionality of the design. The demo incorporates a Dynamic Host Configuration Protocol (DHCP) client. The DHCP provides an automatic network configuration parameters assignment to network devices and is defined in RFC2131 [7]. DHCP has two parts; a server that sends host specific parameters and a method for allocating resources. DHCP is based on a client/server model in which a client requests information from a server.




Figure 4.1: Both the demo application and the stack implemented within the FPGA

Typical information that is requested is the default gateway, the domain name servers, the assigned IP address and the subnet mask. The DHCP server maintains a database of resource pools and the assigned resources together with the lease time, the length of time the allocation is valid.

Figure 4.2 depicts the steps taken by the client and server when a DHCP client requests network configuration parameters from a DHCP server. The client starts by broadcasting a DHCPDISCOVER message to locate DHCP servers on the LAN. A DHCP server that receives the broadcast will offer the client configuration parameters in a DHCPOFFER message. After receiving the offers from the DHCP servers the client accepts a single offer by requesting the offered parameters in a DHCPREQUEST message. Finally, the selected DHCP server confirms the allocation of the resources by returning a DHCPACK message.




Figure 4.2: A client requesting parameters from a DHCP server

The DHCP client implemented in the demo application tests most functions supported by the stack. The demo is setup by connecting a PC via the serial port to the application and connecting the board to an Ethernet network with a working DHCP server. The DHCP client process is started by entering *s* on the command line. After the demo obtains an IP address it is pinged by the PC to check the ARP and ICMP functionality. The demo application will follow the following steps during the DHCP process;

1. Request a socket from the stack
2. Bind the socket to UDP port 67
3. Generate the DHCP Discover packet
4. Request the stack to transmit the DHCP Discover packet
5. Wait for the stack to notify it has received a new UDP packet on UDP port 67
6. Request the stack to place the packet in the common buffer
7. Check if the received packet is a UDP Offer
8. If so, generate a DHCP Request with the offered IP address
9. Request the stack to transmit the DHCP Request
10. Wait for the stack to notify it has received a new UDP packet on UDP port 67
11. Request the stack to place the packet in the common buffer
12. Check if the received packet is a UDP ACK
13. If so, sets the following parameters
  - (a) The IP Address
  - (b) The Subnet Mask
  - (c) The default gateway
14. Closes the socket

Figure 4.3 shows a screen capture of a Wireshark window running on the PC that runs the DHCP server. Wireshark is a software based network protocol analyzer which offers deep packet inspection and live capturing of frames on off-the-shelf PC hardware components.[4] The screen capture is taken after the completion of the DHCP process and includes the ping from the DHCP server towards the demo application.

The screen capture shows that the application successfully obtained an IP address with the DHCP protocol. The demo application started by sending a DHCP Discover with a source IP address of 192.168.10.2, shown in the second column of the the first packet. The DHCP server responded with an DHCP Offer, indicated by the second

No.	Time	Source	Destination	Protocol	Info
1	0.000000	192.168.10.2	255.255.255.255	DHCP	DHCP Discover - Transaction ID 0xd0d0d0d
2	0.098439	192.168.10.1	255.255.255.255	DHCP	DHCP Offer - Transaction ID 0xd0d0d0d
3	1.053284	192.168.10.2	255.255.255.255	DHCP	DHCP Request - Transaction ID 0xd0d0d0d
4	1.144569	192.168.10.1	255.255.255.255	DHCP	DHCP ACK - Transaction ID 0xd0d0d0d
5	7.179479	SweexEur_08:29:68	Broadcast	ARP	Who has 192.168.10.111? Tell 192.168.10.1
6	7.179545	DellComp_15:04:b5	SweexEur_08:29:68	ARP	192.168.10.111 is at 00:06:5b:15:04:b5
7	7.179554	192.168.10.1	192.168.10.111	ICMP	Echo (ping) request
8	7.179626	192.168.10.111	192.168.10.1	ICMP	Echo (ping) reply

\* Frame 3 (298 bytes on wire, 298 bytes captured)

- \* Ethernet II, Src: DellComp\_15:04:b5 (00:06:5b:15:04:b5), Dst: Broadcast (ff:ff:ff:ff:ff:ff)
- = Internet Protocol, Src: 192.168.10.2 (192.168.10.2), Dst: 255.255.255.255 (255.255.255.255)
  - Version: 4
  - Header length: 20 bytes
  - \* Differentiated Services Field: 0x00 (DSCP 0x00: Default; ECN: 0x00)
  - Total Length: 284
  - Identification: 0x0001 (1)
  - \* Flags: 0x00
  - Fragment offset: 0
  - Time to live: 128
  - Protocol: UDP (0x11)
  - \* Header checksum: 0x6f26 [correct]
  - Source: 192.168.10.2 (192.168.10.2)
  - Destination: 255.255.255.255 (255.255.255.255)
- = User Datagram Protocol, Src Port: bootpc (68), Dst Port: bootps (67)
  - Source port: bootpc (68)
  - Destination port: bootps (67)
  - Length: 264
  - \* Checksum: 0x77dd [correct]
- = Bootstrap Protocol
  - Message type: Boot Request (1)
  - Hardware type: Ethernet
  - Hardware address length: 6
  - Hops: 0
  - Transaction ID: 0xd0d0d0d
  - Seconds elapsed: 0
  - \* Bootp flags: 0x8000 (Broadcast)
  - Client IP address: 0.0.0.0 (0.0.0.0)
  - Your (client) IP address: 0.0.0.0 (0.0.0.0)
  - Next server IP address: 0.0.0.0 (0.0.0.0)
  - Relay agent IP address: 0.0.0.0 (0.0.0.0)
  - Client MAC address: DellComp\_15:04:b5 (00:06:5b:15:04:b5)
  - Server host name not given
  - Boot file name not given
  - Magic cookie: (OK)
  - \* Option: (t=53,l=1) DHCP Message Type = DHCP Request
  - \* Option: (t=50,l=4) Requested IP Address = 192.168.10.111
  - \* Option: (t=54,l=4) Server Identifier = 192.168.10.1
  - End Option

Figure 4.3: A Wireshark capture

packet. After which the demo requested the IP address by using the DHCP Request packet. Finally, a DHCP ACK is received and the IP address, subnet and default gateway are set to their new values.

An ICMP echo request is initiated from the DHCP server by entering the command *ping 192.168.10.111* on the command line interface. The DHCP server does not yet know which MAC address belongs to this specific IP address, therefore it sends out an ARP request to discover the link layer address, which is indicated by packet number six on the screenshot. The stack replies to this discover message by returning its own MAC address with an ARP reply towards the DHCP server. Now that the MAC address is known the DHCP server sends out the ICMP echo request as seen as packet seven. The stack learned the MAC address of the DHCP server when the DHCP server sent out its ARP request and does not need to send out an ARP request itself. The stack replies by sending an ICMP echo reply packet, as seen in packet number eight.

### 4.3 Performance tests

This section determines how fast the stack can go. It determines the actual usable throughput of the stack compared to the FastEthernet network link limit. How fast a stack is is expressed in the amount of packets that it processes each second. The test is described in RFC2544 Benchmarking Methodology for Network Interconnect Devices, which lists specific frame sizes and reporting formats that should be used for this test. The reason behind this is to rule out "specsmanship" by vendors who could state that a device processes a certain amount of bandwidth per second, while omitting the frame size at which those test were conducted. This could lead to unfair comparisons, since it is much easier to achieve a high bandwidth with big frames than with small frames.

There are several tools available that allow one to perform throughput testing and that runs on standard personal computers. Three of those tools that are widely used are IPerf, Netperf and TTCP. IPerf is developed at the National Laboratory for Applied Network Research (NLNR) and is written in C++. IPerf supports various parameters that can be changed or set to test a network. IPerf, as well as the other two tools, has a client and server. The client and server is used to measure the throughput between the network, either unidirectionally or bi-directionally. Netperf and TTCP work quite similar as IPerf. The main differences between the tools are the operating systems that they support, the presence of a gui and the maximum achievable throughput on a given system, which is often limited by the CPU.

The NT TTCP tool [13] is selected for these throughput tests after a quick evaluation of the three tools mentioned in the previous paragraph. TTCP is one of the first throughput testing tools written and was used by Mike Muuss at the Ballistic Research Lab to compare the performance of TCP stacks for DARPA in order to decide which TCP version to include in the first BSD Unix release. Later several ports were made of the software, including NT TTCP, which is used in this project. The main reason for selecting NT TTCP is the number of frames it can generate at the smallest ethernet frame size, without utilizing the CPU for 100%, compared to the other implementations.

Figure 4.4(a) depicts the UDP transmission test. For this test the demo application was setup to continuously transmit the same UDP data to a single destination. The overhead of transmitting data from the application buffer towards the stack buffer and the communication overhead between application and stack are included in these numbers. The theoretical speed used in the graphs is calculated with Equation 4.1, where  $N$  is the frame size in bytes. It can be seen that the stack creates and transmits 94709 packets per second at the minimum frame size of 64 bytes, which is 64% of the theoretical line speed. The main reason that the design can not fill the line for 100% is that the overhead of generating the headers and calculating the checksum takes longer than actually transmitting the frame and thus cannot be compensated wholly by pipelining the creation of the packets. This does not hold for larger packets, as seen in the graphs for frames larger than 128 bytes, where the actual throughput comes very close to the theoretical throughput.

$$PPS_{theoretical} = \frac{100 \cdot 10^6}{64 + 8 \cdot N + 96} \quad (4.1)$$

Figure 4.4(b) depicts the UDP reception test. For this test the demo application was setup to open a socket and listen to incoming packets. The overhead of copying the UDP data of the packet to the application buffer and the communication overhead between application and stack are included in these numbers. The first packet that arrives at the application layer triggers a clock counter that keeps counting until  $x$  packets have been received. After the  $x^{th}$  packet the value of the clock counter is shown on the terminal and is used to calculate the throughput by using Equation 4.2. The main reason of achieving a higher throughput than in the previous test case is that it takes far less time to strip a packet of its headers than it takes to generate them. The result is that the stack can process frames closes to the theoretical throughput.


$$PPS_{receive} = \frac{counter}{80 \cdot 10^6} \cdot \frac{1}{x} \quad (4.2)$$

Figure 4.4(c) depicts a test in which packets are transmitted by the PC, as was the case in the previous case, and immediately send them back to the PC, as in the first case. This test is important because it shows the drawback of having a single low performance processor handling both the reception and transmission of frames. The theoretical throughput in this case is calculated by adding the amount of frames that were send to the amount of frames that were received. As seen in the graph the stack does not perform at line speed for the smaller frames. The results for the smaller frames are not simply the addition of the two previous two graphs. The additional overhead incurred by the application layer and the limit processing power of the Picoblaze limit the stack to 143866 packets per second for two symmetric bidirectional traffic streams.


## 4.4 Conclusions

The demo application provides a means to do both functional as performance tests. The functional tests show that the provided interface and functions perform as required. The DHCP client implemented in the demo's assembly code request and assigns network parameters to the stack. A ping is send to the new IP address after the demo application assigned it to the stack. An echo reply is received, which proofs furthermore the functioning of the stack.


Additionally, the stack has undergone a selection of throughput tests. The tests are performed with several frame sizes, as recommended by RFC2544, in order to rule out specmanship. The stacks main limitation is the transmitting side of the stack. The creation of the headers limits the stack and this means it can not perform at line speed for smaller packets. This is less an issue for larger packets, where the costs of creating the headers is compensated by the transmission of the actual frame due to the stacks pipelined design. The stack receives and processes packets close to line speed. Sending and receiving packets simultaneously is again hindered by the transmission of frames.



(a)



(b)



(c)

Figure 4.4: Maximum throughput, for; (c) is the first



# Conclusions

---

In the introduction it was stated that the main goal of this project is to design and implement a freely available UDP/IP stack in reconfigurable logic which could achieve throughput speeds at FastEthernet line speed. These first requirements is met the second only for the receiving side. Another requirement is the amount of resources used and having the possibility to implement this stack on even the smallest member of the Spartan 3E FPGA family. This constraint is partially met due to need of additional buffers in the form of BRAMs.

Section 5.1 summarizes the main conclusions that are drawn from this thesis. The main contributions of this thesis are stated in Section 5.2. Section 5.3 concludes this thesis by recommending topics for future research on the UDP/IP stack.

## 5.1 Summary

Chapter 2 presents the basic background knowledge for understanding the project's context. As resource efficiency is one of the main goals a small embedded processor is selected and implemented, which will function as the CPU within the stack. The advantage of using an processor is two fold. First, the design size is kept at a constant state, because the complexity is in the code not in the hardware. Second, assembly code is far easier to understand and manage than a very complex state machine with hundreds of states. Most embedded processors that are found on the Internet have the major drawback that they are not designed with resource efficiency in mind, but rather target a specific instruction set. Two alternatives are the embedded processor released by Xilinx and Altera for their respective FPGA brands. Xilinx's Picoblaze 8-bit processor is used in this design, because of vendor lock-in and the fact that the development board was already selected.

Chapter 2 discusses several protocols that are related to the design of the stack. The Internet Protocol provides a basic datagram delivery service. On top of which the User Datagram Protocol delivers a multiplexing feature so that multiple applications can concurrently use the UDP/IP stack. The Address Resolution Protocol is described and is used for translation of four byte IP address to six byte Ethernet Addresses. Finally, the Internet Control Message Protocol is discussed which provides a standardized message format that is used to send error message from one network device to another. The ICMP protocol is the backbone used by several utilities to diagnose network problems.

Chapter 3 presented the implementation details of the UDP/IP stack. The prototype board was described and as well as the relevant peripherals, such as the serial port, the liquid crystal display and the 100/100 Ethernet physical interface. Next, the BSD Socket API is introduced. The API forms the de facto interface standard for the TCP/IP stack. By adhering to the standard applications can use standardized function to interact with

the stack. The supported functions are described together with their respective results. Using the concept of signals, as a way of supporting non-blocking function calls, makes concurrent use of the stack possible.

Furthermore, the chapter discusses the balance between FPGA area requirements, throughput and the limited amount of addressable instructions by the Picoblaze. Concluding, functions that either operate on every byte of a frame or require large amounts of memory should be implemented as separate modules in reconfigurable hardware. For this reason, the memory copy function, the arp function as well as the crc function are implemented in HDL. In addition, an effective bus strategy was discussed. The bus forms the integral component of the interface between the processor and the various modules spread out over the FPGA. It turned out that a simple shared register bank is the most resource efficient option, with the drawback of having all data operations going through the relatively slow Picoblaze.

Finally, Chapter 3 concludes with implementing the design in the FPGA. Several timing issues limited the clock frequency to 50MHz. This resulted in poor throughput performance for small packets. Increasing the clock frequency linearly increases the maximum throughput. By using the Xilinx Timing Analyzer key problem areas were identified. Most of the the timing issues are resolved by pipelining the design and removing an additional clock domain dedicated to a few memory components. In the end the design achieved a clock frequency of 80MHz and the amount of resources on the FPGA required is lower than 20% on this FPGA. Unfortunately the number of used BRAMs make the implementation unsuitable for the smallest Spartan 3E FPGA.

Chapter 4, shows the use of a demo application to provide a means to do both functional as performance testing. The functional tests show that the provided interface and functions perform as required. The DHCP client implemented in the demo's assembly code request and assigns network parameters to the stack. A ping is send to the new IP address after the demo application assigned it to the stack. An echo reply is received, which proves furthermore the functioning of the stack.

Additionally, the stack has undergone a selection of throughput tests. The tests are performed with several frame sizes, as recommended by RFC2544, in order to rule out specmanship. The stacks main limitation is the transmitting side of the stack. The creation of the headers make that the stack can not perform at line speed for smaller packets. This is less an issue for larger packets, where the costs of creating the headers is compensated by the transmission of the actual frame due to the stacks pipelined design. The stack can receive packets close to line speed. Sending and receiving packets simultaneously is again hindered by the transmission of frames.

## 5.2 Main contributions

The UDP/IP stack was created with several requirements in mind. These requirements were a small area footprint on an FPGA, the ability to run at 100Mbit/s and the ability to send and receive UDP packets. The main contributions of this thesis are;

- A functional UDP/IP stack with a minimal set of requirements has been designed and created in reconfigurable hardware.

- The UDP/IP stack has been optimized by deducing the most time-consuming processes per send and received packet. Candidates for optimization are functions that operate on almost every byte of a frame and/or that need relatively large amounts, meaning more than 32 bytes, of memory.
- The design ran first at a global clock frequency of 50MHz, while the memory operated at 100MHz. Both clocks could be replaced with a single clock running at 80MHz by optimizing the finite state machines and pipelining. This optimization led to a 60% increase in throughput.
- The copy function, which are responsible for moving bytes from one buffer to another, the Address Resolution Protocol and the Cyclic Redundancy Check function are the most compute-intensive function and are implemented as separate modules in reconfigurable logic.
- The UDP/IP stack uses 1328 slice flip flops and 1767 four input LUTs, which is < 20% of the available resources in the FPGA used in this project.
- A demo application is provided that illustrates the interfacing with the UDP/IP stack. The demo application includes a functioning Dynamic Host Configuration Protocol client.
- Both the demo and stack are released under the GNU Lesser General Public License, promoting free software and future research.

### 5.3 Recommendations for future research

This section discusses future opportunities to improve the UDP/IP stack. As future FPGAs are likely to grow in size the design can also grow, while keeping the design relatively the same size. With the increase of size new functionalities can be added. Perhaps the most important and urgent functionality is the addition of the Transmission Control Protocol to the stack. With TCP support a whole new range of applications can start to make use of FTP, SMTP and HTTP. Besides TCP, the following directions are recommended for future research:

- Receive and transmit fragmented packets. The firmware running on the Picoblaze can be altered to utilize the increased capacity when more memory is readily available on FPGAs. Adding support for fragmented packets would make it more compliant to the standards.
- The addition of IPv6 support. IPv6 will become more and more popular now that the free IPv4 addresses become more scarce. IPv6 support would make the stack future proof.
- Standard support for popular busses. The usability and retargetability of the UDP/IP stack can be significantly increased by supporting standard bus interface standards, such as AMBA, CoreConnect and Wishbone.

- Improving the throughput towards the Gigabit Ethernet standard. A higher bandwidth could relatively easy be achieved by parallelizing, changing the embedded processor to a 16 bit version and implementing more logic in reconfigurable hardware.
- Add support for multiple Ethernet interfaces. Multiple interfaces would make routing and/or switching possible, which could be interesting if one would want to create applications such as routers and firewalls.
- Separate the design in a receive and transmit side, where each side has a dedicated Picoblaze, for an increase in performance.

# Bibliography

---

- [1] L. Anghel, R. Velazco, S. Saleh, S. Deswaertes, and A. El Moucary, *Preliminary validation of an approach dealing with processor obsolescence*, Defect and Fault Tolerance in VLSI Systems, 2003. Proceedings. 18th IEEE International Symposium on (2003).
- [2] Anon., *Opencores*, june 2009.
- [3] R. Braden, *Requirements for internet hosts - communication layers*, RFC1122 Internet Engineering Task Force, October 1989.
- [4] G. Combs, *Wireshark*, june 2009.
- [5] Denic, <http://www.denic.de/en/domains/statistiken/hostentwicklung/hostcount.html>.
- [6] A. Dollas, I. Ermis, I. Koidis, I. Zisis, and C. Kachris, *An open tcp/ip core for reconfigurable logic*, (2005).
- [7] R. Droms, *Rfc2131 - dynamic host configuration protocol*, IETF, 1997.
- [8] A. Dunkels, *Full TCP/IP for 8 Bit Architectures*, Proceedings of the First ACM/Usenix International Conference on Mobile Systems, Applications and Services (MobiSys 2003) (San Francisco), USENIX, MAY 2003.
- [9] F. Eady, *Networking and internetworking with microcontrollers*, Newnes, 2004.
- [10] IEEE, *Ieee 802.3-2005 section 1*, IEEE, 2005.
- [11] M. Kuster, *Firmware for reconfigurable hardware os platform*, Master's thesis, Swiss Federal Institute of Technology Zurich, 2004.
- [12] Mediatronics, *pblazide*, Mediatronics, 2008.
- [13] Microsoft, [http://www.microsoft.com/whdc/device/network/TCP\\_tool.msp](http://www.microsoft.com/whdc/device/network/TCP_tool.msp), *How to use ntttcp to test network performance*, 4 2008.
- [14] S. Narayanaswamy, *High performance tcp/ip on xilinx fpga devices using the treck embedded tcp/ip stack*, 12 2004.
- [15] RIPE NCC, *Ripe ncc service region hostcount*, Internet, March 2007.
- [16] S. Nobs, *Prototype board for reconfigurable os*, Master's thesis, Swiss Federal Institute of Technology Zurich, 2003.
- [17] D.C. Plummer, *Rfc826 - ethernet address resolution protocol*, IETF, 1982.
- [18] J. Postel, *Rfc768 - user datagram protocol*, IETF, 1980.
- [19] ———, *Rfc792 - internet control message protocol*, IETF, 1982.

- [20] SMSC, *Lan83c185 high performance single chip low power 10/100 ethernet physical layer transceiver (phy)*, SMSC, 2008.
- [21] W. Richard Stevens, B. Fenner, and A.M. Rudoff, *Unix network programming volume 1, third edition: The sockets networking*, Addison-Wesley Pub Co., 2003.
- [22] P. Sutton, J. Brennan, A. Partis, and J. Peddersen, *Vhdl ip stack*, February 2001.
- [23] S. Thammanur and C. Borrelli, *Tcp/ip on virtex-ii pro devices using lwip*, 8 2004.
- [24] Xilinx, *Picoblaze, jtag loader*, Xilinx, 2004.
- [25] ———, *Xapp464 - using look-up tables as distributed ram in spartan-3 generation fpgas*, Xilinx, 2005.
- [26] ———, *Picoblaze 8-bit embedded microcontroller user guide*, Xilinx, 2008.
- [27] ———, *Spartan-3e fpga starter kit board user guide*, Xilinx, 2008.
- [28] ———, *Xilinx : Chipscope pro*, Xilinx, 2008.
- [29] ———, *Xilinx ise 10.1 design suite software manuals and help*, Xilinx, 2008.

## Appendix A: Source code

---

The following listings are not the complete code. The listings are a part of the code written for the implementation by the author of this thesis.

Listing 6.1: stack.psm

```

2          ; Mac ports
4          ; host interface ports
4          CONSTANT command_port, 90
4          CONSTANT command_id, 90
6          CONSTANT command_arg0, 91
6          CONSTANT command_arg1, 92
8          CONSTANT command_arg2, 93
8          CONSTANT command_arg3, 94
10         CONSTANT command_arg4, 95
10         CONSTANT command_arg5, 96
12         CONSTANT command_arg6, 97
12         CONSTANT command_arg7, 98
14         CONSTANT command_arg8, 99
14         CONSTANT command_arg9, 9A
16         CONSTANT command_argA, 9B
16         CONSTANT command_argB, 9C
18         CONSTANT command_argC, 9D
18         CONSTANT command_argD, 9E
20         CONSTANT command_argE, 9F
20         CONSTANT result_port, 90
22         CONSTANT result_id, 90
22         CONSTANT result_arg0, 91
24         CONSTANT result_arg1, 92
24         CONSTANT result_arg2, 93
26         CONSTANT result_arg3, 94
26         CONSTANT result_arg4, 95
28         CONSTANT result_arg5, 96
28         CONSTANT result_arg6, 97
30         CONSTANT result_arg7, 98
30         CONSTANT result_arg8, 99
32         CONSTANT result_arg9, 9A
32         CONSTANT result_argA, 9B
34         CONSTANT result_argB, 9C
34         CONSTANT result_argC, 9D
36         CONSTANT result_argD, 9E
36         CONSTANT result_argE, 9F
38
40         ; mac_status_port
40         CONSTANT mac_status_port, C8
42         CONSTANT tx_mac_packet_ready, 80
42         CONSTANT tx_mac_eop_bit, 40
44         CONSTANT rx_mac_packet_ready, 01
44
46         ; rx_mac_packet_status / rx_mac_get_packet
46         CONSTANT rx_mac_get_packet, D0
48         ;CONSTANT rx_mac_packet_status, D0
48         ;CONSTANT rx_mac_eop, 80
50         ;CONSTANT rx_mac_sop, 40
50         ;CONSTANT rx_mac_get_packet, 20
50
52         ; module_sfr
52         CONSTANT module_sfr, B8
54         CONSTANT module_mac, 00
54         CONSTANT module_copy, 01
56         CONSTANT module_crc, 02
56         CONSTANT module_copy_rx, 03
56
58         ; crc module
58         CONSTANT crc_start, B0
60         CONSTANT crc_address_l, B1
60         CONSTANT crc_address_h, B2
62         CONSTANT crc_length_l, B3
62         CONSTANT crc_length_h, B4
64         CONSTANT crc_l, B1
64         CONSTANT crc_h, B2
66

```

```

68      ; copy module
        CONSTANT copy_start, C0
70      CONSTANT copy_from_address_l, C1
        CONSTANT copy_from_address_h, C2
72      CONSTANT copy_length_l, C3
        CONSTANT copy_length_h, C4
74      CONSTANT copy_to_address_l, C5
        CONSTANT copy_to_address_h, C6
76
        ; copy module rx
78      CONSTANT copy_rx_start, A0
        CONSTANT copy_rx_from_address_l, A1
80      CONSTANT copy_rx_from_address_h, A2
        CONSTANT copy_rx_length_l, A3
82      CONSTANT copy_rx_length_h, A4
        CONSTANT copy_rx_to_address_l, A5
84      CONSTANT copy_rx_to_address_h, A6
86
        ; mac_sfr
88      CONSTANT mac_sfr, D8
        CONSTANT mac_reset, 80
90      CONSTANT mac_rx_buffer, 00
        CONSTANT mac_tx_buffer, 40
92      CONSTANT mac_send_packet, 20
        CONSTANT mac_eop, 10
94      CONSTANT mac_done, 00
96
        ; mac_sfr2
98      CONSTANT mac_sfr2, F8
        CONSTANT mac_up, 01
        CONSTANT mac_down, FE
100     CONSTANT new_packet, 02
        CONSTANT no_new_packet, FD
102
        ; Ethernet frame constants
104     CONSTANT eth_type_h, 0C
        CONSTANT eth_type_l, 0D
106
        ; Arp packet constant
108     CONSTANT arp_hdr_opcode, 15
        CONSTANT arp_request, 01
110     CONSTANT arp_reply, 02
112
        ; IP packet constants
114     CONSTANT ip_version_ihl, 0E
        CONSTANT ip_tos, 0F
        CONSTANT ip_length_h, 10
116     CONSTANT ip_length_l, 11
        CONSTANT ip_identification_h, 12
118     CONSTANT ip_identification_l, 13
        CONSTANT ip_flags, 14
120     CONSTANT ip_offset, 15
        CONSTANT ip_ttl, 16
122     CONSTANT ip_protocol, 17
        CONSTANT ip_checksum_h, 18
124     CONSTANT ip_checksum_l, 19
        CONSTANT ip_source, 1A
126     CONSTANT ip_source3, 1A
        CONSTANT ip_source2, 1B
128     CONSTANT ip_source1, 1C
        CONSTANT ip_source0, 1D
130     CONSTANT ip_destination, 1E
        CONSTANT ip_destination3, 1E
132     CONSTANT ip_destination2, 1F
        CONSTANT ip_destination1, 20
134     CONSTANT ip_destination0, 21
136
        ; UDP packet constants
138     CONSTANT udp_source_port_h, 22
        CONSTANT udp_source_port_l, 23
        CONSTANT udp_destination_port_h, 24
140     CONSTANT udp_destination_port_l, 25
        CONSTANT udp_length_h, 26
142     CONSTANT udp_length_l, 27
        CONSTANT udp_checksum_h, 28
144     CONSTANT udp_checksum_l, 29
        CONSTANT udp_data, 2A
146
        ; UDP pseudoe header constants
148     CONSTANT udp_pseudo_source_ip, 16
        CONSTANT udp_pseudo_source_ip3, 16
150     CONSTANT udp_pseudo_source_ip2, 17
        CONSTANT udp_pseudo_source_ip1, 18
152     CONSTANT udp_pseudo_source_ip0, 19
        CONSTANT udp_pseudo_destination_ip, 1A
154     CONSTANT udp_pseudo_destination_ip3, 1A

```

```

156          CONSTANT udp_pseudo_destination_ip2, 1B
157          CONSTANT udp_pseudo_destination_ip1, 1C
158          CONSTANT udp_pseudo_destination_ip0, 1D
159          CONSTANT udp_pseudo_zero, 1E
160          CONSTANT udp_pseudo_protocol, 1F
161          CONSTANT udp_pseudo_length_h, 20
162          CONSTANT udp_pseudo_length_l, 21
163
164          ; ICMP packet constant
165          CONSTANT icmp_type, 22
166          CONSTANT icmp_echo_reply, 00
167          CONSTANT icmp_echo_request, 08
168          CONSTANT icmp_checksum_h, 24
169          CONSTANT icmp_checksum_l, 25
170
171          ; Arp table constants
172          CONSTANT arp_table_status, E0
173          CONSTANT arp_table_write, 01
174          CONSTANT arp_table_read, 02
175          CONSTANT arp_table_found, 04
176          CONSTANT arp_table_notfound, 08
177
178          CONSTANT arp_table_eth0, E1
179          CONSTANT arp_table_ip0, E7
180          CONSTANT arp_table_ip1, E8
181          CONSTANT arp_table_ip2, E9
182          CONSTANT arp_table_ip3, EA
183
184          ; Special Register usage
185          ;
186          ; used to pass location of data in scratch pad memory
187          ;
188          ; Scratch Pad Memory Locations
189          ;
190          CONSTANT loc_gateway_ip0, 0E
191          CONSTANT loc_gateway_ip1, 0F
192          CONSTANT loc_gateway_ip2, 10
193          CONSTANT loc_gateway_ip3, 11
194
195          CONSTANT loc_ip_identification_h, 12
196          CONSTANT loc_ip_identification_l, 13
197
198          CONSTANT loc_readstatus, 14
199          CONSTANT loc_writestatus, 15
200          CONSTANT loc_prepstatus, 31
201          CONSTANT last_command_id, 16
202
203          ; Sockets are stored as two bytes, sourceport_h = socketnumber * 2 + socket_start,
204          ; sourceport_l = socketnumber * 2 + socket_start
205          CONSTANT socket_random_port_h, 1D
206          CONSTANT socket_random_port_l, 1E
207          CONSTANT socket_alloc, 1F
208          CONSTANT socket_start, 20
209          CONSTANT string_start, 30
210          ; Initialise the system
211          ;
212          ;
213
214          cold_start: LOAD    sA, mac_reset                ; Reset the mac
215                    OUTPUT  sA, mac_sfr
216                    LOAD    sA, mac_done
217                    OUTPUT  sA, mac_sfr
218          set_get_packet: OUTPUT sA, rx_mac_get_packet
219          ; Write to register rx_mac_get_packet to get new packet into buffer
220          main_loop:  FETCH   sA, loc_readstatus
221          ; check if the packetbuffer is blocked
222                    COMPARE sA, 00
223                    JUMP    NZ, handle_commands
224                    INPUT   sA, mac_status_port          ; Read status register
225                    TEST    sA, rx_mac_packet_ready
226          ; Check if there is a packet in the buffer
227                    JUMP    NZ, received_packet
228          handle_commands: FETCH sB, last_command_id
229                    INPUT   sA, command_port
230                    COMPARE sA, sB
231                    JUMP    NZ, command_menu
232                    JUMP    main_loop
233
234          received_packet: INPUT sA, eth_type_h
235          ; Read the ethernet type of the packet
236                    INPUT   sB, eth_type_l
237                    CALL    check_for_arp
238          ; Check if the packet is an arp packet
239                    CALL    Z, process_arp
240          ; If it is an arp packet process it
241                    CALL    check_for_ip

```

```

; Check if the packet is an ip packet
236      JUMP    NZ, set_get_packet          ; No IP packet so lets drop it
      INPUT    sA, ip_protocol
      COMPARE  sA, 01
; Check if the packet is an icmp packet
238      JUMP    NZ, packet_not_icmp
      handle_icmp: INPUT    sA, icmp_type
240      COMPARE  sA, icmp_echo_request
; Check if the packet is an icmp echo request
      CALL     Z, process_icmp_echo_req
242      JUMP    set_get_packet
      packet_not_icmp: COMPARE sA, 11
; check if packet is an udp packet
244      CALL     Z, process_udp
      FETCH     sA, loc_readstatus
; if blocked do not request the new packet yet
246      COMPARE  sA, 01
      JUMP     Z, main_loop
248      JUMP     set_get_packet          ; Restart main loop

250
252
      check_for_arp: COMPARE sA, 08
; Subroutine to check if the packet is a arp packet, if arp packet Z=1
254      JUMP     NZ, check_for_arp_n
      COMPARE  sB, 06
256      check_for_arp_n: RETURN

258
      check_for_ip: COMPARE sA, 08
; Subroutine to check if the packet is an ip packet, if ip packet Z=1
260      JUMP     NZ, check_for_ip_n
      COMPARE  sB, 00
262      check_for_ip_n: RETURN

264      command_menu: STORE    sA, last_command_id
      INPUT    sA, command_arg0
266      COMPARE  sA, 0A
      JUMP     Z, command_sendto
268      COMPARE  sA, 0B
      JUMP     Z, command_recvfrom
270      COMPARE  sA, 01
      JUMP     Z, command_get_ip
272      COMPARE  sA, 02
      JUMP     Z, command_set_ip
274      COMPARE  sA, 03
      JUMP     Z, command_get_gw
276      COMPARE  sA, 04
      JUMP     Z, command_set_gw
278      COMPARE  sA, 05
      JUMP     Z, command_get_nm
280      COMPARE  sA, 06
      JUMP     Z, command_set_nm
282      COMPARE  sA, 07
      JUMP     Z, command_socket
284      COMPARE  sA, 08
      JUMP     Z, command_bind
286      COMPARE  sA, 09
      JUMP     Z, command_close
288      COMPARE  sA, 0C
      JUMP     Z, command_get_hw
290      COMPARE  sA, E0
      JUMP     Z, command_read_port
292      COMPARE  sA, E1
      JUMP     Z, command_write_port
294      COMPARE  sA, E2
      JUMP     Z, command_read_mem
296      COMPARE  sA, E3
      JUMP     Z, command_write_mem
298      JUMP     main_loop

300      command_write_port: INPUT    sA, command_arg1
      INPUT    sB, command_arg2
302      OUTPUT   sB, (sA)
      FETCH     sA, last_command_id
304      OUTPUT   sA, result_id
      JUMP     main_loop

306
      command_read_port: INPUT    sA, command_arg1
308      INPUT    sB, (sA)
      OUTPUT   sB, result_arg0
310      FETCH     sA, last_command_id
      OUTPUT   sA, result_id
312      JUMP     main_loop

314      command_write_mem: INPUT    sA, command_arg1

```

```

316             INPUT    sB, command_arg2
317             STORE    sB, (sA)
318             FETCH    sA, last_command_id
319             OUTPUT    sA, result_id
320             JUMP     main_loop
321
322 command_read_mem: INPUT    sA, command_arg1
323                   FETCH    sB, (sA)
324                   OUTPUT    sB, result_arg0
325                   FETCH    sA, last_command_id
326                   OUTPUT    sA, result_id
327                   JUMP     main_loop
328
329 command_get_hw:  FETCH    sA, 04
330                   OUTPUT    sA, result_arg0
331                   FETCH    sA, 05
332                   OUTPUT    sA, result_arg1
333                   FETCH    sA, 06
334                   OUTPUT    sA, result_arg2
335                   FETCH    sA, 07
336                   OUTPUT    sA, result_arg3
337                   FETCH    sA, 08
338                   OUTPUT    sA, result_arg4
339                   FETCH    sA, 09
340                   OUTPUT    sA, result_arg5
341                   FETCH    sA, last_command_id
342                   OUTPUT    sA, result_id
343                   JUMP     main_loop
344
345 command_rcvfrom: FETCH    sA, loc_readstatus      ; Check if there is a blocked buffer
346                   COMPARE  sA, 00
347                   JUMP     Z, cmd_rec_nopacket
348                   INPUT    s9, command_arg1
349                   RL       s9
350                   ADD      s9, socket_start
351                   FETCH    sB, (s9)
352                   INPUT    sC, udp_destination_port_h
353                   COMPARE  sB, sC
354                   JUMP     NZ, cmd_rec_nosocket
355                   ADD      s9, 01
356                   FETCH    sB, (s9)
357                   INPUT    sC, udp_destination_port_l
358                   COMPARE  sB, sC
359                   JUMP     NZ, cmd_rec_nosocket
360                               ; there is a packet and it is for this socket, lets copy it
361
362                   INPUT    sA, command_arg2
363                   OUTPUT    sA, copy_rx_to_address_h
364                   INPUT    sA, command_arg3
365                   OUTPUT    sA, copy_rx_to_address_l
366
367                   LOAD     sA, udp_data
368                   OUTPUT    sA, copy_rx_from_address_l
369                   LOAD     sA, 00
370                   OUTPUT    sA, copy_rx_from_address_h
371
372                   INPUT    s8, udp_length_h
373                   INPUT    s9, udp_length_l
374
375                   SUB      s9, 08
376                   SUBCY    s8, 00
377
378                   OUTPUT    s9, copy_rx_length_l
379                   OUTPUT    s9, result_arg8
380                   OUTPUT    s8, copy_rx_length_h
381                   OUTPUT    s8, result_arg7
382
383                   LOAD     sA, module_copy_rx
384                   OUTPUT    sA, module_sfr
385                   OUTPUT    sA, copy_rx_start
386
387                   TEST     s9, 01                ; nop
388                   TEST     s9, 01
389                   TEST     s9, 01
390 cmd_rcv_wait:    INPUT    sA, copy_rx_start
391                   COMPARE  sA, 00
392                   JUMP     Z, cmd_rcv_wait
393
394                   LOAD     sA, 00                ; reset the module_sfr
395                   OUTPUT    sA, module_sfr
396                               ; clear new frame signal
397
398                   INPUT    sA, mac_sfr2
399                   AND      sA, no_new_packet
400                   OUTPUT    sA, mac_sfr2
401                   LOAD     sA, 00                ; set the buffer for a new packet

```

```

402             STORE    sA, loc_readstatus
404             OUTPUT   sA, rx_mac_get_packet    ; Write to register rx_mac_get_packet to get new packet into buff
406             LOAD     sA, 00                  ; return 00 for succesful
408             OUTPUT   sA, result_arg0
410             INPUT    sA, udp_source_port_h    ; return source port
412             OUTPUT   sA, result_arg1
414             INPUT    sA, udp_source_port_l
416             OUTPUT   sA, result_arg2
418             INPUT    sA, ip_source3          ; return source ip
420             OUTPUT   sA, result_arg3
422             INPUT    sA, ip_source2
424             OUTPUT   sA, result_arg4
426             INPUT    sA, ip_source1
428             OUTPUT   sA, result_arg5
430             INPUT    sA, ip_source0
432             OUTPUT   sA, result_arg6
434             FETCH    sA, last_command_id
436             OUTPUT   sA, result_id
438             JUMP     main_loop
440
442 cmd_rec_nopacket:
444 cmd_rec_nosocket:
446             LOAD     sA, FF                  ; return FF for failure
448             OUTPUT   sA, result_arg0
450             FETCH    sA, last_command_id
452             OUTPUT   sA, result_id
454             JUMP     main_loop
456
458 command_socket:
460             FETCH    sA, socket_alloc        ; Find a free socket, allocate it a source port and return socket
462             LOAD     sB, 01                  ; return FF if there is no available socket
464             LOAD     s9, 00
466             c_socket_try:
468             TEST     sA, sB                  ; check if the first bit is zero
470             JUMP     Z, c_socket_free        ; if so we found us a free socket
472             RL       sB
474             ADD      s9, 01
476             COMPARE  s9, 08
478             JUMP     NZ, c_socket_try
480             LOAD     s9, FF                  ; no free socket
482             OUTPUT   s9, result_arg0
484             FETCH    sA, last_command_id
486             OUTPUT   sA, result_id
488             JUMP     main_loop
490
492 c_socket_free:
494             OR        sA, sB                  ; allocate buffer
496             STORE    sA, socket_alloc
498             get_port:
500             FETCH    sA, socket_random_port_h
502             FETCH    sB, socket_random_port_l
504             ADD      sB, 01
506             ADDCY    sA, 00
508             STORE    sA, socket_random_port_h
510             STORE    sB, socket_random_port_l
512             CALL     check_duplicate_port
514             COMPARE  sC, 01
516             JUMP     Z, get_port
518             OUTPUT   s9, result_arg0        ; return port number
520             LOAD     s8, socket_start
522             RL       s9
524             ADD      s8, s9
526             STORE    sA, (s8)
528             ADD      s8, 01
530             STORE    sB, (s8)
532             FETCH    sA, last_command_id
534             OUTPUT   sA, result_id
536             JUMP     main_loop
538
540
542 check_duplicate_port:
544             LOAD     sC, socket_start        ; expects port sA sB
546             SUB      sC, 02
548             check_dup_loop_a:
550             ADD      sC, 02
552             COMPARE  sC, string_start
554             JUMP     Z, check_dup_finish
556             FETCH    sD, (sC)
558             COMPARE  sA, sD
560             JUMP     NZ, check_dup_loop_a
562             ADD      sC, 01
564             FETCH    sD, (sC)
566             ADD      sC, 01
568             COMPARE  sB, sD
570             JUMP     NZ, check_dup_loop
572             LOAD     sC, 01                  ; oops port in use set Sc = 1
574             RETURN
576
578 check_dup_finish:
580             LOAD     sC, 00                  ; not duplicate
582             RETURN

```

```

490
492     command_bind:    INPUT    s9, command_arg1
493                     AND      s9, 07                ; make sure socket is between 0 and 7
494                     INPUT    sA, command_arg2
495                     INPUT    sB, command_arg3
496
497                     CALL     check_duplicate_port
498                     COMPARE  sC, 01
499                     JUMP     Z, command_bind_fail
500                     RL       s9
501                     ADD      s9, socket_start
502                     STORE    sA, (s9)
503                     ADD      s9, 01
504     command_bind_fail: STORE    sB, (s9)
505                     OUTPUT   sC, result_arg0
506                     FETCH    sA, last_command_id
507                     OUTPUT   sA, result_id
508                     JUMP     main_loop
509
510     command_close:    INPUT    sA, command_arg1
511                     AND      sA, 07                ; get the socket to close
512                     LOAD     sB, 01                ; make sure socket is between 0 and 7
513                     LOAD     sC, 00                ; rotate the bit to find the matching bit position
514     command_close_l:  COMPARE  sC, sA
515                     JUMP     Z, command_close_f
516                     RL       sB
517                     ADD      sC, 01
518     command_close_f: JUMP     command_close_l
519                     FETCH    sC, socket_alloc
520                     XOR      sC, sB
521                     STORE    sC, socket_alloc
522                     RL       sA
523                     ADD      sA, socket_start
524                     LOAD     sB, 00
525                     STORE    sB, (sA)
526                     ADD      sA, 01
527                     STORE    sB, (sA)
528                     FETCH    sA, last_command_id
529                     OUTPUT   sA, result_id
530                     JUMP     main_loop
531
532     command_set_nm:   INPUT    sA, command_arg1
533                     STORE    sA, 0A
534                     INPUT    sA, command_arg2
535                     STORE    sA, 0B
536                     INPUT    sA, command_arg3
537                     STORE    sA, 0C
538                     INPUT    sA, command_arg4
539                     STORE    sA, 0D
540                     FETCH    sA, last_command_id
541                     OUTPUT   sA, result_id
542                     JUMP     main_loop
543
544     command_get_nm:   FETCH    sA, 0A
545                     OUTPUT   sA, result_arg0
546                     FETCH    sA, 0B
547                     OUTPUT   sA, result_arg1
548                     FETCH    sA, 0C
549                     OUTPUT   sA, result_arg2
550                     FETCH    sA, 0D
551                     OUTPUT   sA, result_arg3
552                     FETCH    sA, last_command_id
553                     OUTPUT   sA, result_id
554                     JUMP     main_loop
555
556     command_set_gw:   INPUT    sA, command_arg1
557                     STORE    sA, 0E
558                     INPUT    sA, command_arg2
559                     STORE    sA, 0F
560                     INPUT    sA, command_arg3
561                     STORE    sA, 10
562                     INPUT    sA, command_arg4
563                     STORE    sA, 11
564                     FETCH    sA, last_command_id
565                     OUTPUT   sA, result_id
566                     JUMP     main_loop
567
568     command_get_gw:   FETCH    sA, 0E
569                     OUTPUT   sA, result_arg0
570                     FETCH    sA, 0F
571                     OUTPUT   sA, result_arg1
572                     FETCH    sA, 10
573                     OUTPUT   sA, result_arg2
574                     FETCH    sA, 11
575                     OUTPUT   sA, result_arg3
576                     FETCH    sA, last_command_id

```

```

576             OUTPUT    sA, result_id
577             JUMP      main_loop
578
579     command_set_ip: INPUT    sA, command_arg1
580                     STORE   sA, 00
581                     INPUT   sA, command_arg2
582                     STORE   sA, 01
583                     INPUT   sA, command_arg3
584                     STORE   sA, 02
585                     INPUT   sA, command_arg4
586                     STORE   sA, 03
587                     FETCH   sA, last_command_id
588                     OUTPUT  sA, result_id
589                     JUMP    main_loop
590
591     command_get_ip:  FETCH   sA, 00
592                     OUTPUT  sA, result_arg0
593                     FETCH   sA, 01
594                     OUTPUT  sA, result_arg1
595                     FETCH   sA, 02
596                     OUTPUT  sA, result_arg2
597                     FETCH   sA, 03
598                     OUTPUT  sA, result_arg3
599                     FETCH   sA, last_command_id
600                     OUTPUT  sA, result_id
601                     JUMP    main_loop
602
603     command_sendto:
604         no_change:  FETCH   sA, loc_writestatus
605                     COMPARE sA, 02
606                     JUMP    Z, command_sendto_b_empty
607 ; if bottom empty check size and try
608                     COMPARE sA, 01
609                     JUMP    Z, command_sendto_t_empty
610 ; if top empty check size and try
611                     COMPARE sA, 00
612                     JUMP    Z, command_sendto_empty
613 ; if nothing in the buffer just prep
614                     JUMP    check_change
615 ; if bottom and top in use wait for one to be empty
616
617     command_sendto_empty: INPUT    sA, command_arg2
618                     COMPARE sA, 04
619                     JUMP    C, empty_small_packet
620                     LOAD    sA, 04
621                     STORE   sA, loc_prepstatus
622                     JUMP    sendto_prep
623
624     empty_small_packet: LOAD    sA, 01
625                     STORE   sA, loc_prepstatus
626                     JUMP    sendto_prep
627
628     command_sendto_b_empty: INPUT    sA, command_arg2
629                     COMPARE sA, 04
630                     JUMP    NC, check_change
631 ; packet is to big we need to wait for the entire buffer to be empty
632                     LOAD    sA, 01
633                     STORE   sA, loc_prepstatus
634                     JUMP    sendto_prep
635
636     command_sendto_t_empty: INPUT    sA, command_arg2
637                     COMPARE sA, 04
638                     JUMP    NC, check_change
639 ; packet is to big we need to wait for the entire buffer to be empty
640                     LOAD    sA, 02
641                     STORE   sA, loc_prepstatus
642                     JUMP    sendto_prep
643
644     check_change: INPUT    sA, mac_status_port
645 ; lets check if we can change the write status
646                     TEST    sA, tx_mac_packet_ready
647                     JUMP    Z, no_change
648                     LOAD    sA, 00
649                     STORE   sA, loc_writestatus
650                     JUMP    command_sendto
651
652 ; now we are here we can have the following value
653 ; prepstatus = 001 lets prepare the bottom
654 ; prepstatus = 010 lets prepare the top
655 ; prepstatus = 100 lets prepare the bottom
656 ; store the socket id
657
658     sendto_prep: INPUT    s7, command_arg1
659                     AND     s7, 07
660                     INPUT   s8, command_arg2
661                     OUTPUT  s8, copy_length_h
662                     INPUT   s9, command_arg3
663                     OUTPUT  s9, copy_length_l
664                     INPUT   sA, command_arg4

```

```

656             OUTPUT sA, copy-from-address-h           ; store the addr-h
657             INPUT  sA, command.arg5
658             OUTPUT sA, copy-from-address-l           ; store the addr-l
659             FETCH  sB, loc-prepstatus
; set copy-to-address-h to 04 for top half and to 00 for bottom
660             AND    sB, 02
661             RL     sB
662             OUTPUT sB, copy-to-address-h
663             LOAD   sA, 2A
; start of udp data assuming ip header with no options
664             OUTPUT sA, copy-to-address-l
665             LOAD   sA, module.copy
666             OUTPUT sA, module.sfr
667             OUTPUT sA, copy.start
668             INPUT  sA, copy.start
669             INPUT  sA, copy.start
670             INPUT  sA, copy.start
671
672             build_udp_wait: INPUT sA, copy.start
673                             COMPARE sA, 00
674                             JUMP    Z, build_udp_wait
675                             ; 1 = gelijk , 00 = bezig
676
677                             LOAD    sA, module.mac
678                             OUTPUT  sA, module.sfr
679
680                             FETCH   sB, loc-prepstatus
681                             AND     sB, 02
682                             RL      sB
683                             RL      sB
684                             INPUT   sA, mac.sfr           ; set mac offset
685                             OR      sA, sB
686                             OUTPUT  sA, mac.sfr
687
688
689             ADD      s9, 08
; udp length = data length + header length
690             ADDCY   s8, 00
691
692             LOAD    sA, 00
; create the udp header - source port, destination port, udp length , checksum
693             OUTPUT  sA, udp.checksum-h
694             OUTPUT  sA, udp.checksum-l
695
696             RL      s7
; get the source port from the socket
697             ADD     s7, socket.start
698             FETCH   sA, (s7)
699             OUTPUT  sA, udp.source-port-h
700             ADD     s7, 01
701             FETCH   sA, (s7)
702             OUTPUT  sA, udp.source-port-l
703
704             INPUT   sA, command.arg6
705             OUTPUT  sA, udp.destination-port-h
706
707             INPUT   sA, command.arg7
708             OUTPUT  sA, udp.destination-port-l
709             OUTPUT  s8, udp.length-h
710             OUTPUT  s9, udp.length-l
711
712             FETCH   sB, 00
713             OUTPUT  sB, udp-pseudo-source-ip3
714             FETCH   sB, 01
715             OUTPUT  sB, udp-pseudo-source-ip2
716             FETCH   sB, 02
717             OUTPUT  sB, udp-pseudo-source-ip1
718             FETCH   sB, 03
719             OUTPUT  sB, udp-pseudo-source-ip0
720
721             INPUT   s0, command.arg8
722             OUTPUT  s0, udp-pseudo-destination-ip3
723
724             INPUT   s1, command.arg9
725             OUTPUT  s1, udp-pseudo-destination-ip2
726
727             INPUT   s2, command.argA
728             OUTPUT  s2, udp-pseudo-destination-ip1
729
730             INPUT   s3, command.argB
731             OUTPUT  s3, udp-pseudo-destination-ip0
732
733             LOAD    sA, 00           ; zero
734             OUTPUT  sA, udp-pseudo-zero
735             LOAD    sA, 11           ; protocol
736             OUTPUT  sA, udp-pseudo-protocol

```

```

738      OUTPUT    s8, udp_pseudo_length_h
739      OUTPUT    s9, udp_pseudo_length_l
740
741      LOAD      sA, udp_pseudo_source_ip      ; calculate udp checksum
742      OUTPUT    sA, crc_address_l
743      FETCH     sB, loc_prepstatus
744      AND       sB, 02
745      RL        sB
746      OUTPUT    sB, crc_address_h
747
748      ADD       s9, 0C                        ; length for crc = pseudo + header + data
749      ADDCY     s8, 00
750      OUTPUT    s9, crc_length_l
751      OUTPUT    s8, crc_length_h
752      SUB       s9, 0C
753      SUBCY     s9, 00
754      LOAD      sA, module_crc
755      OUTPUT    sA, module_sfr
756      OUTPUT    sA, crc_start
757
758      INPUT     sA, crc_start
759      INPUT     sA, crc_start
760      INPUT     sA, crc_start
761
762      build_udp_crc_w: INPUT    sA, crc_start
763                      COMPARE  sA, 00
764                      JUMP     Z, build_udp_crc_w
765
766      LOAD      sA, module_mac
767      OUTPUT    sA, module_sfr
768
769      INPUT     sA, crc_l
770      OUTPUT    sA, udp_checksum_l
771      INPUT     sA, crc_h
772      OUTPUT    sA, udp_checksum_h
773
774      LOAD      s7, 11 ; protocol udp
775
776      CALL      build_ip
777
778
779      OUTPUT    s8, result_arg0
780      OUTPUT    s9, result_arg1
781      FETCH     sA, last_command_id
782      OUTPUT    sA, result_id
783      JUMP      main_loop
784
785
786      build_ip:
787      ; create the ip header, length in s8 s9, protocol in s7, s0-s3 ip address
788      LOAD      sA, 45
789      OUTPUT    sA, ip_version_ihl
790      LOAD      sA, 00
791      OUTPUT    sA, ip_tos
792      OUTPUT    sA, ip_flags
793      OUTPUT    sA, ip_offset
794      OUTPUT    sA, ip_checksum_h
795      OUTPUT    sA, ip_checksum_l
796      OUTPUT    s7, ip_protocol
797
798      ADD       s9, 14
799      ADDCY     s8, 00
800      OUTPUT    s9, ip_length_l
801      OUTPUT    s8, ip_length_h
802
803      FETCH     sA, loc_ip_identification_h ; fetch the identification counter, use it, update it, and
804      FETCH     sB, loc_ip_identification_l
805      OUTPUT    sA, ip_identification_h
806      OUTPUT    sB, ip_identification_l
807      ADD       sB, 01
808      ADDCY     sA, 00
809      STORE     sA, loc_ip_identification_h
810      STORE     sB, loc_ip_identification_l
811
812      LOAD      sA, 80
813      OUTPUT    sA, ip_ttl
814
815      FETCH     sB, 00
816      OUTPUT    sB, ip_source3
817      FETCH     sB, 01
818      OUTPUT    sB, ip_source2
819      FETCH     sB, 02
820      OUTPUT    sB, ip_source1
821      FETCH     sB, 03
822      OUTPUT    sB, ip_source0

```

```

824          OUTPUT    s0, ip_destination3
825          OUTPUT    s1, ip_destination2
826          OUTPUT    s2, ip_destination1
827          OUTPUT    s3, ip_destination0
828
829                                     ; calculate ip header checksum
830          LOAD       sA, ip_version_ihl
831          OUTPUT    sA, crc_address_l
832          FETCH     sA, loc_prepstatus
833          AND        sA, 02
834          RL         sA
835          OUTPUT    sA, crc_address_h
836
837          LOAD       sA, 14
838          OUTPUT    sA, crc_length_l
839          LOAD       sA, 00
840          OUTPUT    sA, crc_length_h
841          LOAD       sA, module_crc
842          OUTPUT    sA, module_sfr
843          OUTPUT    sA, crc_start
844
845          INPUT     sA, crc_start
846          INPUT     sA, crc_start
847          INPUT     sA, crc_start
848
849      build_ip_crc_w: INPUT    sA, crc_start
850                     COMPARE sA, 00
851                     JUMP    Z, build_ip_crc_w
852
853          LOAD       sA, module_mac
854          OUTPUT    sA, module_sfr
855
856          INPUT     sA, crc_l
857          OUTPUT    sA, ip_checksum_l
858          INPUT     sA, crc_h
859          OUTPUT    sA, ip_checksum_h
860
861          LOAD       sA, 08
862          LOAD       sB, 00
863          CALL       build_ethernet
864
865          RETURN
866
867      build_ethernet: OUTPUT    sB, 0D                                     ; build the ethernet frame, ethertype in sA, S
868                     OUTPUT    sA, 0C
869                     FETCH     sB, 04
870                     OUTPUT    sB, 06
871                     FETCH     sB, 05
872                     OUTPUT    sB, 07
873                     FETCH     sB, 06
874                     OUTPUT    sB, 08
875                     FETCH     sB, 07
876                     OUTPUT    sB, 09
877                     FETCH     sB, 08
878                     OUTPUT    sB, 0A
879                     FETCH     sB, 09
880                     OUTPUT    sB, 0B
881                     CALL      set_destination_mac
882                     CALL      send_packet
883                     RETURN
884
885      send_packet: INPUT    sA, mac_status_port
886      ; before sending we need to wait the packet to be send completely
887                     TEST     sA, tx_mac_packet_ready
888                     JUMP     Z, send_packet
889
890          INPUT     sA, mac_sfr
891          AND        sA, DF
892          OUTPUT    sA, mac_sfr
893
894          FETCH     sA, loc_prepstatus
895          STORE     sA, loc_writestatus
896
897          COMPARE   sA, 02
898      ; if we send the top half we need to reset the send counter to top
899          JUMP      NZ, send_now
900          INPUT     sA, mac_sfr2
901          OR        sA, mac_up
902          OUTPUT    sA, mac_sfr2
903
904          LOAD       sA, 00                                     ; reset prepstatus
905          STORE     sA, loc_prepstatus
906
907      send_now: INPUT    sA, mac_sfr
908      ; set the tx bit high so that the mac starts sending

```

```

908          OR      sA, mac_send_packet
909          OUTPUT   sA, mac_sfr
910
911          INPUT    sA, mac_sfr2
912          AND      sA, mac_down          ; reset mac_sfr2 to down
913          OUTPUT   sA, mac_sfr2
914          RETURN
915
916
917          make_arp: LOAD    s9, 10
918          ; Sends an arp request for the ip address in sA,sB,sC,sD
919          OUTPUT   s9, mac_sfr
920          OUTPUT   sD, 29
921          LOAD     s9, 00
922          OUTPUT   s9, mac_sfr
923          OUTPUT   sA, 26
924          OUTPUT   sB, 27
925          OUTPUT   sC, 28
926          LOAD     sB, 00          ; write our ip
927          LOAD     sC, 1C
928          LOAD     sA, 04
929          CALL     copy_scratch2buffer
930          LOAD     sB, 04          ; write our mac
931          LOAD     sC, 16
932          LOAD     sA, 06
933          CALL     copy_scratch2buffer
934          LOAD     sB, 04
935          LOAD     sC, 06
936          LOAD     sA, 06
937          CALL     copy_scratch2buffer
938          ; from now sA = 00 sB = 01, sC = 08, sD=06
939          LOAD     sA, 00
940          LOAD     sB, 01
941          LOAD     sC, 08
942          LOAD     sD, 06
943          OUTPUT   sA, 20
944          OUTPUT   sA, 21
945          OUTPUT   sA, 22
946          OUTPUT   sA, 23
947          OUTPUT   sA, 24
948          OUTPUT   sA, 25
949          OUTPUT   sA, 14
950          OUTPUT   sB, 15
951          LOAD     s9, 04          ; set protocol size
952          OUTPUT   s9, 13
953          OUTPUT   sD, 12
954          OUTPUT   sA, 11
955          OUTPUT   sC, 10
956          OUTPUT   sB, 0F
957          OUTPUT   sA, 0E
958          OUTPUT   sD, 0D
959          OUTPUT   sC, 0C
960          LOAD     sA, FF
961          OUTPUT   sA, 00
962          OUTPUT   sA, 01
963          OUTPUT   sA, 02
964          OUTPUT   sA, 03
965          OUTPUT   sA, 04
966          OUTPUT   sA, 05
967          ;CALL    send_packet      KAAS
968          RETURN
969
970          process_udp: INPUT   sA, ip_destination3          ; check if it is a broadcast
971          COMPARE   sA, FF
972          JUMP      NZ, process_udp_no_bc
973          INPUT    sA, ip_destination2
974          COMPARE   sA, FF
975          JUMP      NZ, process_udp_no_bc
976          INPUT    sA, ip_destination1
977          COMPARE   sA, FF
978          JUMP      NZ, process_udp_no_bc
979          INPUT    sA, ip_destination0
980          COMPARE   sA, FF
981          JUMP      NZ, process_udp_no_bc
982          JUMP      process_udp_check_p
983
984          process_udp_no_bc: INPUT sA, ip_destination3
985          ; check if packet is really for our ip
986          FETCH    sB, 00
987          COMPARE   sA, sB
988          RETURN   NZ
989          INPUT    sA, ip_destination2
990          FETCH    sB, 01
991          COMPARE   sA, sB
992          RETURN   NZ

```

```

994             INPUT    sA, ip_destination1
995             FETCH    sB, 02
996             COMPARE  sA, sB
997             RETURN   NZ
998             INPUT    sA, ip_destination0
999             FETCH    sB, 03
1000            COMPARE  sA, sB
1001            RETURN   NZ
1002    process_udp_check_p: INPUT    sA, udp_destination_port_h
; check if there is a socket open with this port
1003            INPUT    sB, udp_destination_port_l
1004            CALL     check_duplicate_port
1005            COMPARE  sC, 00
1006            RETURN   Z
; it is a valid packet so now we need to block
; all other incoming traffic into this buffer
; until a process requests this data
1007
1008
1009            LOAD     sA, 01
1010            STORE    sA, loc_readstatus
1011
1012
1013            INPUT    sA, mac_sfr2
1014            OR       sA, new_packet
1015            OUTPUT   sA, mac_sfr2
1016
1017            RETURN
; lets create a signal for the applications
1018
1019    process_icmp_echo_req: INPUT    sA, ip_length_h
; get length of original echo request
1020            INPUT    sB, ip_length_l
1021            ADD      sB, 0E
1022            ; add length of ethernet to get total packet length in sA, sB
1023            ADDCY    sA, 00
1024            LOAD     sC, 00
1025            ; create address sC, sD , where sD < 128
1026            LOAD     sD, 00
1027            copy_icmp_packet: LOAD    s7, sC
1028            LOAD     s8, sD
1029            SL0      s8
1030            SLA      s7
1031            SR0      s8
1032            AND      s7, 0F
1033            OUTPUT   s7, mac_sfr
1034            INPUT    s9, (s8)
1035            OUTPUT   s9, (s8)
1036            ADD      sD, 01
1037            ADDCY    sC, 00
1038            COMPARE  sB, sD
1039            JUMP     NZ, copy_icmp_packet
1040            COMPARE  sA, sC
1041            JUMP     NZ, copy_icmp_packet
1042            make_icmp_req: OR       s7, 10
1043            OUTPUT   s7, mac_sfr
1044            OUTPUT   s9, (s8)
1045            LOAD     sA, 00
1046            OUTPUT   sA, mac_sfr
1047            LOAD     sA, icmp_echo_reply
1048            OUTPUT   sA, icmp_type
1049            INPUT    sA, icmp_checksum_h
1050            ; make checksum with cheating, just add 8 since only type field changes
1051            INPUT    sB, icmp_checksum_l
1052            ADD      sA, 08
1053            ADDCY    sB, 00
1054            OUTPUT   sA, icmp_checksum_h
1055            OUTPUT   sB, icmp_checksum_l
1056            LOAD     sB, 1A
1057            ; swap source ip and destination ip in ip
1058            LOAD     sC, 1E
1059            LOAD     sA, 04
1060            CALL     copy_buffer
1061            LOAD     sB, 1E
1062            LOAD     sC, 1A
1063            LOAD     sA, 04
1064            CALL     copy_buffer
1065            LOAD     sB, 00
1066            ; swap source arp and destination arp in ethernet
1067            LOAD     sC, 06
1068            LOAD     sA, 06
1069            CALL     copy_buffer
1070            LOAD     sB, 06
1071            LOAD     sC, 00
1072            LOAD     sA, 06
1073            CALL     copy_buffer
1074            CALL     send_packet
1075            RETURN

```

```

1074     process_arp:      LOAD     sA, 26
; Check if the incoming arp packet has our ip in it
1076     LOAD     sB, 00
LOAD     sC, 04
1078     process_arp_check_ip: INPUT  s9, (sA)
FETCH    s8, (sB)
1080     COMPARE  s9, s8                                ; if not return
RETURN   NZ
1082     ADD      sA, 01
ADD      sB, 01
1084     SUB      sC, 01
JUMP     NZ, process_arp_check_ip
1086                                     ; ok the arp packet is for us
INPUT    sA, arp_hdr_opcode
; two options now, either it is a request or a reply
1088     COMPARE  sA, arp_request
JUMP     Z, process_arp_request
1090     process_arp_reply: JUMP     save_in_arp
; if it is a reply we only need to store the result in the table
process_arp_request: LOAD     sB, 00
; copy 64 bytes of the received packet buffer to the tx buffer
1092     LOAD     sC, 00
LOAD     sA, 40
1094     CALL     copy_buffer
LOAD     sA, arp_reply
; change packet from request to reply
1096     OUTPUT   sA, arp_hdr_opcode
LOAD     sB, 06
; copy the source mac address to the destination mac address
1098     LOAD     sC, 00
LOAD     sA, 06
1100     CALL     copy_buffer
LOAD     sB, 16
; copy the source mac address to the destination mac address in arp
1102     LOAD     sC, 20
LOAD     sA, 0A
1104     CALL     copy_buffer
LOAD     sB, 04
; copy the mac address to the source mac address
1106     LOAD     sC, 06
LOAD     sA, 06
1108     CALL     copy_scratch2buffer
LOAD     sB, 04
; copy the mac address to the sender mac address in arp
1110     LOAD     sC, 16
LOAD     sA, 06
1112     CALL     copy_scratch2buffer
LOAD     sB, 00
; copy the ip address to the sender ip address in arp
1114     LOAD     sC, 1C
LOAD     sA, 04
1116     CALL     copy_scratch2buffer
LOAD     sA, mac_eop                                ; set the end of the packet
1118     OUTPUT   sA, mac_sfr
LOAD     sA, 00
1120     OUTPUT   sA, 30
OUTPUT   sA, mac_sfr
1122     CALL     send_packet
save_in_arp: LOAD     sB, 16
; save in arp table, copy arp + ip to arp registers
1124     LOAD     sC, arp_table_eth0
LOAD     sA, 0A
1126     CALL     copy_buffer
LOAD     sA, arp_table_write                        ; store in arp table
1128     OUTPUT   sA, arp_table_status
LOAD     sA, 00
1130     OUTPUT   sA, arp_table_status
RETURN
1132     set_destination_mac: LOAD     sA, 1E
; assumes that the packet is already in tx buffer on 1e - 21
1134     LOAD     sB, 00
; sA pointer to tx buffer destination ip, sB point to own ip, sC to mask
LOAD     sC, 0A
; s6 points to the arp table, lets fill in the fields already assuming it is a local transfer
1136     LOAD     s6, arp_table_ip0
LOAD     sD, 04
1138     INPUT    s9, mac_sfr
OR        s9, mac_tx_buffer
1140     OUTPUT   s9, mac_sfr
; set mac_sfr so we can read from tx buffer
set_destination_mac_l: INPUT    s7, (sA)                                ; current ip byte in tx buffer
1142     OUTPUT   s7, (s6)
; put current ip in lookup for arp table
FETCH    s8, (sB)

```

```

1144 ; current ip byte of own address          FETCH    s9, (sC)                                ; current mask byte
1145                                         AND      s7, s9
1146                                         AND      s8, s9
1147                                         COMPARE  s7, s8
1148 ; after anding the bytes they should be similar for local address
1149                                         JUMP     NZ, set_destination_not_loc
1150 ; if they do not match it is a non local address
1151                                         ADD      sA, 01
1152                                         ADD      sB, 01
1153                                         ADD      sC, 01
1154                                         ADD      s6, 01
1155                                         SUB      sD, 01
1156                                         JUMP     NZ, set_destination_mac_l
1157                                         JUMP     set_destination_loc                                ; address is local
1158 set_destination_not_loc:
1159                                         INPUT     sA, 1E                                ; check if it is a broadcast
1160                                         COMPARE  sA, FF
1161                                         JUMP     NZ, set_dest_no_bc
1162                                         INPUT     sA, 1F
1163                                         COMPARE  sA, FF
1164                                         JUMP     NZ, set_dest_no_bc
1165                                         INPUT     sA, 20
1166                                         COMPARE  sA, FF
1167                                         JUMP     NZ, set_dest_no_bc
1168                                         INPUT     sA, 21
1169                                         JUMP     NZ, set_dest_no_bc
1170                                         LOAD      sA, FF                                ; it is a broadcast
1171                                         OUTPUT    sA, 00
1172                                         OUTPUT    sA, 01
1173                                         OUTPUT    sA, 02
1174                                         OUTPUT    sA, 03
1175                                         OUTPUT    sA, 04
1176                                         OUTPUT    sA, 05
1177                                         JUMP     set_dest_finish
1178
1179 set_dest_no_bc:
1180                                         FETCH     sA, loc_gateway_ip0
1181 ; get the ip of the gateway and fill it in arp table lookup
1182                                         OUTPUT    sA, arp_table_ip0
1183                                         FETCH     sB, loc_gateway_ip1
1184                                         OUTPUT    sB, arp_table_ip1
1185                                         FETCH     sC, loc_gateway_ip2
1186                                         OUTPUT    sC, arp_table_ip2
1187                                         FETCH     sD, loc_gateway_ip3
1188                                         OUTPUT    sD, arp_table_ip3
1189                                         CALL      arp_lookup
1190                                         JUMP     Z, set_dest_not_loc_arp
1191                                         LOAD      sB, arp_table_eth0
1192                                         LOAD      sC, 00
1193                                         LOAD      sA, 06
1194                                         CALL      copy_buffer
1195 set_dest_finish:
1196                                         LOAD      s9, mac_rx_buffer
1197                                         OUTPUT    s9, mac_sfr
1198                                         RETURN
1199 set_dest_not_loc_arp:
1200                                         CALL      make_arp
1201                                         RETURN
1202
1203 set_destination_loc:
1204                                         CALL      arp_lookup
1205                                         JUMP     Z, set_dest_loc_arp
1206 ; if not lets go to set_destination_nf
1207 ; we found the address so lets copy the mac address to the packet
1208                                         LOAD      sB, arp_table_eth0
1209                                         LOAD      sC, 00
1210                                         LOAD      sA, 06
1211                                         CALL      copy_buffer
1212                                         LOAD      s9, mac_rx_buffer
1213                                         OUTPUT    s9, mac_sfr
1214                                         RETURN
1215
1216 set_dest_loc_arp:
1217 INPUT     sA, 1E
1218 ; We did not find the address so we need to request it with arp and drop the current packet
1219 INPUT     sB, 1F
1220 INPUT     sC, 20
1221 INPUT     sD, 21
1222 CALL      make_arp
1223 RETURN
1224
1225 arp_lookup:
1226 LOAD      s9, arp_table_read
1227 OUTPUT    s9, arp_table_status
1228 LOAD      s9, 00
1229 OUTPUT    s9, arp_table_status

```

```

1224     arp-lookup-wait: INPUT    s9, arp-table-status
                        AND      s9, 0C
1226                        JUMP   Z, arp-lookup-wait
                        INPUT    s9, arp-table-status
1228                        TEST   s9, arp-table-found
                        RETURN
1230
1232
1232     copy-buffer: COMPARE sA, 00
; copies sA bytes from sB -> sC
1234                        RETURN Z
                        INPUT    sD, (sB)
1236                        OUTPUT sD, (sC)
                        ADD      sB, 01
1238                        ADD      sC, 01
                        SUB      sA, 01
1240                        JUMP    copy-buffer

1242 ; copy-buffer2scratch: COMPARE sA, 00                                ; copies sA bytes from sB -> scratch(sC)
                        ;RETURN Z
1244                        ;INPUT    sD, (sB)
                        ;STORE    sD, (sC)
1246                        ;ADD      sB, 01
                        ;ADD      sC, 01
1248                        ;SUB      sA, 01
                        ;JUMP    copy-buffer2scratch
1250

1252 copy-scratch2buffer: COMPARE sA, 00
; copies sA bytes from Scratch(sB) -> sC
1254                        RETURN Z
                        FETCH    sD, (sB)
                        OUTPUT   sD, (sC)
1256                        ADD      sB, 01
                        ADD      sC, 01
1258                        SUB      sA, 01
                        JUMP    copy-scratch2buffer

```

Listing 6.2: demo.psm

```

2      ; uart
CONSTANT UART_read_port, E0      ;UART Rx data input
CONSTANT UART_write_port, E0     ; UART Tx data output
4      CONSTANT UART_status_port, C0 ;UART status input
CONSTANT tx_half_full, 01        ; Transmitter

half full - bit0
6      CONSTANT tx_full, 02        ; FIFO
full - bit1
CONSTANT rx_half_full, 04        ; Receiver
half full - bit2
8      CONSTANT rx_full, 08        ; FIFO
full - bit3
CONSTANT rx_data_present, 10     ;
data present - bit4

10
CONSTANT status_port, C0
12 CONSTANT new_packet, 20

14
; counter
16 CONSTANT counter_write_port, F0
CONSTANT counter_read_0, F0
18 CONSTANT counter_read_1, F1
CONSTANT counter_read_2, F2
20 CONSTANT counter_read_3, F3
CONSTANT counter_reset, 01
22 CONSTANT counter_start, 02
CONSTANT counter_stop, 00

24 ;LCD interface ports
26 ;
;The master enable signal is not used by the LCD display itself
28 ;but may be required to confirm that LCD communication is active.
;This is required on the Spartan-3E Starter Kit if the StrataFLASH
30 ;is used because it shares the same data pins and conflicts must be avoided.
;
32 CONSTANT LCD_output_port, A0    ;LCD character module output data and control
CONSTANT LCD_E, 01                ; active High Enable
E - bit0
34 CONSTANT LCD_RW, 02            ; Read=1 Write=0
RW - bit1
CONSTANT LCD_RS, 04              ; Instruction=0 Data=1
RS - bit2
36 CONSTANT LCD_drive, 08         ;
Master enable (active High) - bit3

```

```

38 Data DB4 - bit4          CONSTANT LCD_DB4, 10          ; 4-bit
Data DB5 - bit5          CONSTANT LCD_DB5, 20          ; interface
Data DB6 - bit6          CONSTANT LCD_DB6, 40          ;
40 Data DB7 - bit7          CONSTANT LCD_DB7, 80          ;
42                          ;
44                          ;
- bit0                  CONSTANT LCD_input_port, A0      ;LCD character module input data
                          CONSTANT LCD_read_spare0, 01      ; Spare bits
- bit1                  CONSTANT LCD_read_spare1, 02      ; are zero
46 - bit2                  CONSTANT LCD_read_spare2, 04      ;
- bit3                  CONSTANT LCD_read_spare3, 08      ;
48 Data DB4 - bit4          CONSTANT LCD_read_DB4, 10      ; 4-bit
Data DB5 - bit5          CONSTANT LCD_read_DB5, 20      ; interface
50 Data DB6 - bit6          CONSTANT LCD_read_DB6, 40      ;
Data DB7 - bit7          CONSTANT LCD_read_DB7, 80      ;
52
54 CONSTANT command_id, 80
56 CONSTANT command_arg0, 81
58 CONSTANT command_arg1, 82
60 CONSTANT command_arg2, 83
62 CONSTANT command_arg3, 84
64 CONSTANT command_arg4, 85
66 CONSTANT command_arg5, 86
68 CONSTANT command_arg6, 87
70 CONSTANT command_arg7, 88
72 CONSTANT command_arg8, 89
74 CONSTANT command_arg9, 8A
76 CONSTANT command_argA, 8B
78 CONSTANT command_argB, 8C
80 CONSTANT command_argC, 8D
82 CONSTANT command_argD, 8E
84 CONSTANT command_argE, 8F
86
88 ;
90 ;The main operation of the program uses lms delays to set the shift rate
;of the LCD display. A 16-bit value determines how many milliseconds
;there are between shifts
92 ;
94 ;Tests indicate that the fastest shift rate that the LCD display supports is
;500ms. Faster than this and the display becomes less clear to read.
96 ;
98 CONSTANT shift_delay_msb, 01          ;delay is 500ms (01F4 hex)
100 CONSTANT shift_delay_lsb, F4
102 ;
104 ;Constant to define a software delay of lus. This must be adjusted to reflect the
;clock applied to KCPSM3. Every instruction executes in 2 clock cycles making the
;calculation highly predictable. The '6' in the following equation even allows for
;CALL delay_lus' instruction in the initiating code.
106 ;
108 ; delay_lus_constant = (clock_rate - 6)/4
Where 'clock_rate' is in MHz
;Example: For a 50MHz clock the constant value is (10-6)/4 = 11
(0B Hex).

```

```

110                ;For clock rates below 10MHz the value of 1 must be used and the operation will
111                ;become lower than intended.
112                ;
113                CONSTANT delay_lus_constant , 12
114                ;
115                ;
116                ;
117                ;Special Register usage
118                ;
119                NAMEREG sF, UART_data
120;used to pass data to and from the UART
121                ;
122                NAMEREG sE, store_pointer
123;used to pass location of data in scratch pad memory
124                NAMEREG sD, socket
125                ;
126                ;Scratch Pad Memory Locations
127                ;
128                ;UART character strings will be stored in scratch pad memory ending in carriage return.
129                ;A string can be up to 16 characters with the start location defined by this constant.
130                ;
131                CONSTANT xid3, 10
132                CONSTANT xid2, 11
133                CONSTANT xid1, 12
134                CONSTANT xid0, 13
135
136                CONSTANT loc_server_id3, 14
137                CONSTANT loc_server_id2, 15
138                CONSTANT loc_server_id1, 16
139                CONSTANT loc_server_id0, 17
140                CONSTANT loc_mask3, 18
141                CONSTANT loc_mask2, 19
142                CONSTANT loc_mask1, 1A
143                CONSTANT loc_mask0, 1B
144                CONSTANT loc_gw3, 1C
145                CONSTANT loc_gw2, 1D
146                CONSTANT loc_gw1, 1E
147                CONSTANT loc_gw0, 1F
148
149                CONSTANT ip_address3, 20
150                CONSTANT ip_address2, 21
151                CONSTANT ip_address1, 22
152                CONSTANT ip_address0, 23
153
154                CONSTANT last_command_id, 25
155
156                CONSTANT socket_echo, 26
157
158                CONSTANT string_start, 30
159                ;
160                ;
161                ;Initialise the system
162                ;
163                ;
164                LOAD      sA, 01
165                STORE    sA, last_command_id
166                CALL     LCD_reset
167                LOAD     s5, 10
168                CALL     LCD_cursor
169                CALL     disp_uipdemo
170                CALL     dhcp_init
171                CALL     echo_init
172
173                main_loop: INPUT  sA, UART_status_port
174                        TEST    sA, rx_data_present
175                        JUMP    NZ, prompt_input
176                        CALL    start_echo
177                        JUMP    main_loop
178
179                prompt_input: CALL    send_prompt
180                        CALL    receive_string
181;obtain input string and maintain the time
182                LOAD     s1, string_start
183                CALL     fetch_char_from_memory
184
185                COMPARE  s0, character_R
186                JUMP    Z, read_command
187                COMPARE  s0, character_W
188                JUMP    Z, write_command
189                COMPARE  s0, character_D
190                JUMP    z, dumppacket_command
191                COMPARE  s0, character_X
192                JUMP    z, main_loop
193                COMPARE  s0, character_F

```

```

194          JUMP z, command_fill
195          COMPARE s0, character_S
196          JUMP z, start_dhcp
197          COMPARE s0, character_M
198          JUMP z, dumpmem
199          COMPARE s0, character_L
200          CALL Z, parse_options
201          COMPARE s0, character_G
202          CALL z, clearscratch
203          COMPARE s0, character_T
204          JUMP z, send_test
205          COMPARE s0, character_U
206          JUMP z, dump_pip_mem
207          COMPARE s0, character_I
208          JUMP z, dump_pip_port_tx
209          COMPARE s0, character_O
210          JUMP z, write_pip_port
211          COMPARE s0, character_P
212          JUMP z, dump_pip_port_rx
213          COMPARE s0, character_Y
214          JUMP z, do_receive_test
215          JUMP prompt_input
216 do_receive_test:  LOAD      s2, 00                                ; packet counter in s2
217                   LOAD      s1, counter_reset
218                   OUTPUT    s1, counter_write_port
219
220                   LOAD      sA, 07                                ; get socket
221                   OUTPUT    sA, command_arg0
222                   CALL      set_command_id
223                   CALL      get_result
224                   INPUT     s3, result_arg0
225
226                   LOAD      sA, 08                                ; bind socket to port 2500
227                   OUTPUT    sA, command_arg0
228                   OUTPUT    s3, command_arg1
229                   LOAD      sA, 09
230                   OUTPUT    sA, command_arg2
231                   LOAD      sA, C4
232                   OUTPUT    sA, command_arg3
233                   CALL      set_command_id
234                   CALL      get_result
235
236 wait_for_first_packet: INPUT    s1, status_port
237                       TEST     s1, new_packet
238                       JUMP     Z, wait_for_first_packet
239                       LOAD     s1, counter_start
240                       OUTPUT    s1, counter_write_port
241                       JUMP     receive_process
242 receive_next_packet: INPUT    s1, status_port
243                       TEST     s1, new_packet
244                       JUMP     Z, receive_next_packet
245
246 receive_process:  LOAD      sA, 0B
247                   OUTPUT    sA, command_arg0
248                   OUTPUT    s3, command_arg1
249                   LOAD      sA, 00
250                   OUTPUT    sA, command_arg2
251                   OUTPUT    sA, command_arg3
252                   CALL      set_command_id
253                   CALL      get_result
254                   ADD       s2, 01
255                   JUMP     NZ, receive_next_packet
256                   LOAD     s1, counter_stop
257                   OUTPUT    s1, counter_write_port
258
259                   LOAD      sA, 09                                ; close socket
260                   OUTPUT    sA, command_arg0
261                   OUTPUT    s3, command_arg1
262                   CALL      set_command_id
263                   CALL      get_result
264
265                   LOAD     s1, counter_stop
266                   OUTPUT    s1, counter_write_port
267                   LOAD     s1, counter_stop
268                   LOAD     s1, counter_stop
269                   INPUT     s1, counter_read_3
270                   CALL      value2ser
271                   INPUT     s1, counter_read_2
272                   CALL      value2ser
273                   INPUT     s1, counter_read_1
274                   CALL      value2ser
275                   INPUT     s1, counter_read_0
276                   CALL      value2ser
277                   JUMP     prompt_input
278
279 start_echo: INPUT    s1, status_port
280              TEST     s1, new_packet

```

```

282          RETURN      Z
          LOAD          sA, 0B                      ; get next packet
          OUTPUT        sA, command_arg0
284          FETCH       sC, socket_echo
          OUTPUT        sC, command_arg1
286          LOAD        sA, 00
          OUTPUT        sA, command_arg2
288          OUTPUT      sA, command_arg3
          CALL          set_command_id
290          CALL        get_result

292          LOAD        sA, 0A                      ; return packet
          OUTPUT        sA, command_arg0
294          OUTPUT      sC, command_arg1
          INPUT         sA, result_arg7
296          OUTPUT      sA, command_arg2
          INPUT         sA, result_arg8
298          OUTPUT      sA, command_arg3
          LOAD          sA, 00
300          OUTPUT      sA, command_arg4
          OUTPUT        sA, command_arg5
302          INPUT         sA, result_arg1
          OUTPUT        sA, command_arg6
304          INPUT         sA, result_arg2
          OUTPUT        sA, command_arg7
306          INPUT         sA, result_arg3
          OUTPUT        sA, command_arg8
308          INPUT         sA, result_arg4
          OUTPUT        sA, command_arg9
310          INPUT         sA, result_arg5
          OUTPUT        sA, command_argA
312          INPUT         sA, result_arg6
          OUTPUT        sA, command_argB
314          CALL          set_command_id
          CALL          get_result
316          RETURN

318          write_pip_port: LOAD      sA, E1
320                          OUTPUT    sA, command_arg0
          LOAD          sA, D8
322                          OUTPUT    sA, command_arg1
          CALL          hex2value      ; result in s3
324                          OUTPUT    s3, command_arg2
          CALL          set_command_id
326                          CALL      get_result
          CALL          hex2value
328                          OUTPUT    s3, command_arg1
          CALL          hex2value
330                          OUTPUT    s3, command_arg2
          CALL          set_command_id
332                          CALL      get_result
          JUMP          prompt_input
334

336          set_command_id: FETCH      sA, last_command_id
338                          ADD        sA, 01
          STORE         sA, last_command_id
340                          OUTPUT    sA, command_id
          RETURN

342

344          dump_pip_port_tx: LOAD      s8, 00          ; sAsB
          LOAD          s9, 00
346          dump_pip_outer:          ; 1111 01111111
          LOAD          sC, E1
          OUTPUT        sC, command_arg0
          LOAD          sC, D8
          OUTPUT        sC, command_arg1
350          OR           s8, 40
          OUTPUT        s8, command_arg2
          CALL          set_command_id
          CALL          get_result
354          dump_pip_inner: LOAD      sC, E0
          OUTPUT        sC, command_arg0
          OUTPUT        s9, command_arg1
          CALL          set_command_id
          CALL          get_result
          INPUT         s1, result_arg0
          CALL          value2ser
          ADD           s9, 01
          COMPARE       s9, 80
          JUMP          NZ, dump_pip_inner
          AND           s8, 0F
          ADD           s8, 01
366          COMPARE     s8, 10

```

```

368          JUMP      Z, dump-pip-port-tx-f
369          LOAD      s9, 00
370          JUMP      dump-pip-outer
371 dump-pip-port-tx-f: LOAD      sC, E1
372          OUTPUT    sC, command_arg0
373          LOAD      sC, D8
374          OUTPUT    sC, command_arg1
375          LOAD      sC, 00
376          OUTPUT    sC, command_arg2
377          CALL      set_command_id
378          CALL      get_result
379          JUMP      prompt_input
380
381          dump-pip-port-rx: LOAD      s8, 00          ; sAsB
382          LOAD      s9, 00
383
384          dump-pip-outer-rx:          ; 1111 01111111
385          LOAD      sC, E1
386          OUTPUT    sC, command_arg0
387          LOAD      sC, D8
388          OUTPUT    sC, command_arg1
389          OUTPUT    s8, command_arg2
390          CALL      set_command_id
391          CALL      get_result
392          dump-pip-inner-rx: LOAD      sC, E0
393          OUTPUT    sC, command_arg0
394          OUTPUT    s9, command_arg1
395          CALL      set_command_id
396          CALL      get_result
397          INPUT     s1, result_arg0
398          CALL      value2ser
399          ADD       s9, 01
400          COMPARE   s9, 80
401          JUMP      NZ, dump-pip-inner-rx
402          AND       s8, 0F
403          ADD       s8, 01
404          COMPARE   s8, 10
405          JUMP      Z, dump-pip-port-rx-f
406          LOAD      s9, 00
407          JUMP      dump-pip-outer-rx
408 dump-pip-port-rx-f: LOAD      sC, E1
409          OUTPUT    sC, command_arg0
410          LOAD      sC, D8
411          OUTPUT    sC, command_arg1
412          LOAD      sC, 00
413          OUTPUT    sC, command_arg2
414          CALL      set_command_id
415          CALL      get_result
416          JUMP      prompt_input
417
418          dump-pip-mem:  LOAD      s8, 00
419          LOAD      sA, E2
420          OUTPUT    sA, command_arg0
421 dump-pip-mem.l:  COMPARE   s8, 40
422          JUMP      Z, prompt_input
423          OUTPUT    s8, command_arg1
424          CALL      set_command_id
425          CALL      get_result
426          INPUT     s1, result_arg0
427          CALL      value2ser
428          ADD       s8, 01
429          JUMP      dump-pip-mem.l
430
431          send_test:  CALL      hex2value ; result in s3
432          LOAD      s6, s3
433          CALL      hex2value
434          LOAD      s8, s3
435          LOAD      s7, 00          ; send 255 packets
436          LOAD      sA, 00
437          OUTPUT    sA, C0
438          LOAD      sA, 0A          ; send packet
439          OUTPUT    sA, command_arg0
440          LOAD      sA, 00
441          OUTPUT    sA, command_arg1 ; send socket
442          OUTPUT    s6, command_arg2 ; length
443          OUTPUT    s8, command_arg3
444          LOAD      sB, 00
445          OUTPUT    sB, command_arg4 ; address
446          OUTPUT    sB, command_arg5
447          LOAD      sA, 00          ; port
448          OUTPUT    sA, command_arg6
449          LOAD      sA, 43
450          OUTPUT    sA, command_arg7
451          LOAD      sA, C0          ; broadcast
452          OUTPUT    sA, command_arg8
453          LOAD      sA, A8

```

```

456         OUTPUT    sA, command_arg9
457         LOAD      sA, 0A
458         OUTPUT    sA, command_argA
459         LOAD      sA, 01
460         OUTPUT    sA, command_argB
461
462     loop_test:    OUTPUT    s7, 07
463                  CALL      set_command_id
464                  CALL      get_result          ; wait for packet to be send and consume length of packet
465                  ADD       s7, 01
466                  COMPARE   s7, 00
467                  JUMP      Z, main_loop
468                  JUMP      loop_test
469
470     clearscratch: LOAD    s8, 00
471                  LOAD    sA, 00
472     clearsc:      STORE   sA, (s8)
473                  ADD     s8, 01
474                  COMPARE s8, 40
475                  JUMP    NZ, clearsc
476                  RETURN
477
478     dumpmem:      LOAD    s8, 00
479     dumpmem.l:    FETCH   s1, (s8)
480                  CALL    value2ser
481                  ADD     s8, 01
482                  COMPARE s8, 40
483                  JUMP    NZ, dumpmem.l
484                  JUMP    prompt_input
485
486
487
488     start_dhcp:
489     try_again:    CALL      send_discover
490                  CALL      delay_1s
491                  LOAD      sA, 0B          ; check every second for packet
492                  OUTPUT    sA, command_arg0
493                  OUTPUT    socket, command_arg1
494                  LOAD      sA, 00
495                  OUTPUT    sA, command_arg2
496                  OUTPUT    sA, command_arg3
497                  CALL      set_command_id
498                  CALL      get_result          ; get result
499                  INPUT     sA, result_arg0
500                  COMPARE   sA, 00
501                  JUMP      NZ, try_again
502 ; if no dhcp offer is received try again
503     CALL      parse_options
504     LOAD      sA, 00
505     OUTPUT    sA, C0          ; save yiaddress
506     INPUT     sA, 10
507     STORE     sA, ip_address3
508     INPUT     sA, 11
509     STORE     sA, ip_address2
510     INPUT     sA, 12
511     STORE     sA, ip_address1
512     INPUT     sA, 13
513     STORE     sA, ip_address0
514     CALL      send_request
515     LOAD      s9, 00
516     wait_for_ack: COMPARE   s9, 0A
517                  JUMP      Z, try_again          ; if after ten seconds no reply then retry
518                  ADD      s9, 01
519                  CALL      delay_1s
520                  LOAD      sA, 0B          ; check every second for packet
521                  OUTPUT    sA, command_arg0
522                  OUTPUT    socket, command_arg1
523                  LOAD      sA, 00
524                  OUTPUT    sA, command_arg2
525                  OUTPUT    sA, command_arg3
526                  CALL      set_command_id
527                  CALL      get_result          ; get result
528                  INPUT     sA, result_arg0
529                  COMPARE   sA, 00
530                  JUMP      NZ, wait_for_ack
531 ; if no dhcp offer is received try again
532     CALL      parse_options
533     LOAD      sA, 04          ; set gw
534     OUTPUT    sA, command_arg0
535     FETCH     sA, loc_gw3
536     OUTPUT    sA, command_arg1
537     FETCH     sA, loc_gw2
538     OUTPUT    sA, command_arg2
539     FETCH     sA, loc_gw1
540     OUTPUT    sA, command_arg3

```

```

540          FETCH      sA, loc.gw0
541          OUTPUT     sA, command.arg4
542          CALL       set_command_id
543          CALL       get_result
544          LOAD       sA, 06                ; set mask
545          OUTPUT     sA, command.arg0
546          FETCH      sA, loc.mask3
547          OUTPUT     sA, command.arg1
548          FETCH      sA, loc.mask2
549          OUTPUT     sA, command.arg2
550          FETCH      sA, loc.mask1
551          OUTPUT     sA, command.arg3
552          FETCH      sA, loc.mask2
553          OUTPUT     sA, command.arg4
554          CALL       set_command_id
555          CALL       get_result
556          LOAD       sA, 02                ; set ip
557          OUTPUT     sA, command.arg0
558          FETCH      sA, ip_address3
559          OUTPUT     sA, command.arg1
560          FETCH      sA, ip_address2
561          OUTPUT     sA, command.arg2
562          FETCH      sA, ip_address1
563          OUTPUT     sA, command.arg3
564          FETCH      sA, ip_address0
565          OUTPUT     sA, command.arg4
566          CALL       set_command_id
567          CALL       get_result
568          LOAD       s5, 20                ;Line 2 position 0
569          CALL       LCD_cursor
570          CALL       disp_ip
571          JUMP       prompt_input
572
573 send_request: CALL     dhcp_create_msg
574              LOAD     sA, 01
575              OUTPUT   sA, C0            ; add options
576              LOAD     sA, 35            ; dhcp request
577              OUTPUT   sA, 70
578              LOAD     sA, 01
579              OUTPUT   sA, 71
580              LOAD     sA, 03
581              OUTPUT   sA, 72
582              LOAD     sA, 32            ; add option 50
583              OUTPUT   sA, 73
584              LOAD     sA, 04
585              OUTPUT   sA, 74
586              FETCH    sA, ip_address3
587              OUTPUT   sA, 75
588              FETCH    sA, ip_address2
589              OUTPUT   sA, 76
590              FETCH    sA, ip_address1
591              OUTPUT   sA, 77
592              FETCH    sA, ip_address0
593              OUTPUT   sA, 78
594              LOAD     sA, 36            ; add option 54
595              OUTPUT   sA, 79
596              LOAD     sA, 04
597              OUTPUT   sA, 7A
598              FETCH    sA, loc_server_id3
599              OUTPUT   sA, 7B
600              FETCH    sA, loc_server_id2
601              OUTPUT   sA, 7C
602              FETCH    sA, loc_server_id1
603              OUTPUT   sA, 7D
604              FETCH    sA, loc_server_id0
605              OUTPUT   sA, 7E
606              LOAD     sA, FF
607              OUTPUT   sA, 7F
608              LOAD     sA, 0A            ; send packet
609              OUTPUT   sA, command.arg0
610              OUTPUT   socket, command.arg1 ; send socket
611              LOAD     sA, 01            ; length
612              OUTPUT   sA, command.arg2
613              LOAD     sA, 00
614              OUTPUT   sA, command.arg3
615              LOAD     sB, 00
616              OUTPUT   sB, command.arg4 ; address
617              OUTPUT   sB, command.arg5
618              LOAD     sA, 00            ; port
619              OUTPUT   sA, command.arg6
620              LOAD     sA, 43
621              OUTPUT   sA, command.arg7
622              LOAD     sA, FF            ; broadcast
623              OUTPUT   sA, command.arg8
624              OUTPUT   sA, command.arg9
625              OUTPUT   sA, command.argA

```

```

628         OUTPUT      sA, command_argB
        CALL      set_command_id
630         CALL      get_result      ; consume length of packet and wait for the packet to be send
        LOAD      sA, 00
632         OUTPUT      sA, C0
        RETURN

634

636
638     parse_options: LOAD      sC, 01
        OUTPUT      sC, C0
        LOAD      sB, 70
640     parse_op_l:  COMPARE   sC, 03
        RETURN      Z
642         INPUT      sA, (sB)      ; get the option at pointer
        COMPARE     sA, 35        ; check if option 53
644         JUMP      NZ, not_op53
        LOAD      s9, 02
646         CALL      inc_address
        INPUT      s8, (sB)      ; return type in s8
648         LOAD      s9, 01
        CALL      inc_address
        JUMP      parse_op_l
650     not_op53:  COMPARE   sA, 36
        JUMP      NZ, not_op54
652         LOAD      s9, 02
        CALL      inc_address
654         INPUT      sA, (sB)
        STORE      sA, loc_server_id3
656         LOAD      s9, 01
        CALL      inc_address
658         INPUT      sA, (sB)
        STORE      sA, loc_server_id2
660         CALL      inc_address
662         INPUT      sA, (sB)
        STORE      sA, loc_server_id1
664         CALL      inc_address
666         INPUT      sA, (sB)
        STORE      sA, loc_server_id0
668         CALL      inc_address
        JUMP      parse_op_l
670     not_op54:  COMPARE   sA, FF
        JUMP      NZ, not_op256
        RETURN
672     not_op256: COMPARE   sA, 01
        JUMP      NZ, not_op01
674         LOAD      s9, 02
        CALL      inc_address
676         INPUT      sA, (sB)
        STORE      sA, loc_mask3
678         LOAD      s9, 01
        CALL      inc_address
680         INPUT      sA, (sB)
        STORE      sA, loc_mask2
682         CALL      inc_address
684         INPUT      sA, (sB)
        STORE      sA, loc_mask1
686         CALL      inc_address
688         INPUT      sA, (sB)
        STORE      sA, loc_mask0
        CALL      inc_address
        JUMP      parse_op_l
690
692     not_op01:  COMPARE   sA, 03
        JUMP      NZ, not_op03
694         LOAD      s9, 02
        CALL      inc_address
696         INPUT      sA, (sB)
        STORE      sA, loc_gw3
698         LOAD      s9, 01
        CALL      inc_address
700         INPUT      sA, (sB)
        STORE      sA, loc_gw2
702         CALL      inc_address
704         INPUT      sA, (sB)
        STORE      sA, loc_gw1
706         CALL      inc_address
708         INPUT      sA, (sB)
        STORE      sA, loc_gw0
        CALL      inc_address
        JUMP      parse_op_l
710
712     not_op03:  CALL      inc_address
        INPUT      s9, (sB)
        CALL      inc_address
        LOAD      s9, 01

```

```

714          CALL      inc_address
716          JUMP      parse_op_1

718      inc_address: ADD      sB, s9          ; sD is step size to increase
720                  COMPARE  sB, 80
721                  RETURN   C
722                  ADD      sC, 01
723                  OUTPUT   sC, C0
724                  SUB      sB, 80
725                  RETURN

726      dhcp_init:  LOAD      sA, 07          ; get socket
727                  OUTPUT   sA, command_arg0
728                  CALL     set_command_id
729                  CALL     get_result
730                  INPUT     socket, result_arg0      ; keep socket in socket
731
732                  LOAD      sA, 08          ; bind socket to port 68
733                  OUTPUT   sA, command_arg0
734                  OUTPUT   socket, command_arg1
735                  LOAD      sA, 00
736                  OUTPUT   sA, command_arg2
737                  LOAD      sA, 44
738                  OUTPUT   sA, command_arg3
739                  CALL     set_command_id
740                  CALL     get_result
741                  RETURN

742      echo_init:  LOAD      sA, 07          ; get socket
743                  OUTPUT   sA, command_arg0
744                  CALL     set_command_id
745                  CALL     get_result
746                  INPUT     sB, result_arg0      ; keep socket in socket
747                  STORE    sB, socket_echo
748                  LOAD      sA, 08          ; bind socket to port 07
749                  OUTPUT   sA, command_arg0
750                  OUTPUT   sB, command_arg1
751                  LOAD      sA, 00
752                  OUTPUT   sA, command_arg2
753                  LOAD      sA, 07
754                  OUTPUT   sA, command_arg3
755                  CALL     set_command_id
756                  CALL     get_result
757                  RETURN

758      get_result:  FETCH     sB, last_command_id
759      get_result_1: INPUT    sA, result_id
760                  COMPARE  sA, sB
761                  JUMP     NZ, get_result_1
762                  RETURN

763      dhcp_create_msg:  LOAD      sA, 00
764                      OUTPUT   sA, C0          ; set to first page
765                      LOAD      sA, 01
766                      OUTPUT   sA, 00          ; DHCP_REQUEST
767                      OUTPUT   sA, 01          ; HType = Ethernet
768                      LOAD      sA, 06
769                      OUTPUT   sA, 02          ; HLEN = 6
770                      LOAD      sA, 00
771                      OUTPUT   sA, 03          ; HOPS = 0
772                      LOAD      sA, 0D
773                      OUTPUT   sA, 04          ; set static xid to 0D0D0D0D
774                      OUTPUT   sA, 05
775                      OUTPUT   sA, 06
776                      OUTPUT   sA, 07
777                      LOAD      sA, 00          ; set secs = 0
778                      OUTPUT   sA, 08
779                      OUTPUT   sA, 09
780                      LOAD      sA, 80          ; set broadcast flag
781                      OUTPUT   sA, 0A
782                      LOAD      sA, 00
783                      OUTPUT   sA, 0B
784                      LOAD      sA, 00          ; set ciaddr to zero
785                      OUTPUT   sA, 0C
786                      OUTPUT   sA, 0D
787                      OUTPUT   sA, 0E
788                      OUTPUT   sA, 0F
789                      OUTPUT   sA, 10          ; set yiaddr to zero
790                      OUTPUT   sA, 11
791                      OUTPUT   sA, 12
792                      OUTPUT   sA, 13
793                      OUTPUT   sA, 14          ; set siaddr to zero
794                      OUTPUT   sA, 15
795                      OUTPUT   sA, 16
796                      OUTPUT   sA, 17

```

```

802         OUTPUT    sA, 18          ; set giaddr to zero
803         OUTPUT    sA, 19
804         OUTPUT    sA, 1A
805         OUTPUT    sA, 1B
806
807         LOAD      sA, 0C          ; get and set the chaddr
808         OUTPUT    sA, command_arg0
809         CALL      set_command_id
810         CALL      get_result
811
812         INPUT     sA, result_arg0
813         OUTPUT    sA, 1C
814         INPUT     sA, result_arg1
815         OUTPUT    sA, 1D
816         INPUT     sA, result_arg2
817         OUTPUT    sA, 1E
818         INPUT     sA, result_arg3
819         OUTPUT    sA, 1F
820         INPUT     sA, result_arg4
821         OUTPUT    sA, 20
822         INPUT     sA, result_arg5
823         OUTPUT    sA, 21
824
825         LOAD      sA, 00          ; set sname to blank
826         LOAD      sB, 22
827         sname_loop: OUTPUT    sA, (sB)
828         ADD       sB, 01
829         COMPARE   sB, 62
830         JUMP      NZ, sname_loop
831
832         LOAD      sA, 00          ; set file to blank, first part till 80
833         LOAD      sB, 62
834         sfile_loop: OUTPUT    sA, (sB)
835         ADD       sB, 01
836         COMPARE   sB, 80
837         JUMP      NZ, sfile_loop
838
839         LOAD      sA, 01
840         OUTPUT    sA, C0          ; set address to 80->
841
842         LOAD      sA, 00
843         LOAD      sB, 00
844         sfile_loop2: OUTPUT    sA, (sB)
845         ADD       sB, 01
846         COMPARE   sB, 6F
847         JUMP      NZ, sfile_loop2
848
849         LOAD      sA, 63          ; set magic cookie
850         OUTPUT    sA, 6C
851         LOAD      sA, 82
852         OUTPUT    sA, 6D
853         LOAD      sA, 53
854         OUTPUT    sA, 6E
855         LOAD      sA, 63
856         OUTPUT    sA, 6F
857
858         LOAD      sA, 00
859         OUTPUT    sA, C0          ; reset address preset
860         RETURN
861
862         send_discover: CALL      dhcp_create_msg
863
864         LOAD      sA, 01
865         OUTPUT    sA, C0          ; add options
866         LOAD      sA, 35          ; dhcp discover
867         OUTPUT    sA, 70
868         LOAD      sA, 01
869         OUTPUT    sA, 71
870         OUTPUT    sA, 72
871
872         LOAD      sA, 37
873         OUTPUT    sA, 73
874         LOAD      sA, 02
875         OUTPUT    sA, 74
876         LOAD      sA, 01
877         OUTPUT    sA, 75
878         LOAD      sA, 03
879         OUTPUT    sA, 76
880
881         LOAD      sA, FF
882         OUTPUT    sA, 77
883         LOAD      sA, 00
884         OUTPUT    sA, 78
885
886         LOAD      sA, 0A          ; send packet
887         OUTPUT    sA, command_arg0

```

```

888             OUTPUT    socket, command_arg1      ; send socket
889             LOAD      sB, 00
890             OUTPUT    sB, command_arg2          ; length
891             LOAD      sA, F9
892             OUTPUT    sA, command_arg3

894
895             OUTPUT    sB, command_arg4          ; address
896             OUTPUT    sB, command_arg5
897             OUTPUT    sB, command_arg6          ; port
898             LOAD      sA, 43
899             OUTPUT    sA, command_arg7
900             LOAD      sA, FF                    ; broadcast
901             OUTPUT    sA, command_arg8
902             OUTPUT    sA, command_arg9
903             OUTPUT    sA, command_argA
904             OUTPUT    sA, command_argB
905             CALL      set_command_id
906             CALL      get_result ; consume length of packet

908             LOAD      sA, 00
909             OUTPUT    sA, C0
910             RETURN

912
913             command_fill: LOAD    sA, FF
914                         LOAD    sB, 00
915             fill_loop:  OUTPUT    sA, (sB)
916                         ADD     sB, 01
917                         COMPARE sB, 80
918                         JUMP     NZ, fill_loop
919                         JUMP     prompt_input
920
921             dumppacket_command: LOAD s7, 00
922                         LOAD    s8, 00

923             dp_loop:   OUTPUT    s7, C0
924                         INPUT    s1, (s8)
925                         CALL     value2ser
926                         ADD     s8, 01
927                         COMPARE s8, 80
928                         JUMP     NZ, dp_loop
929                         ADD     s7, 01
930                         AND     s8, 7F
931                         COMPARE s7, 03
932                         JUMP     NZ, dp_loop
933                         LOAD    s7, 00
934                         OUTPUT    s7, C0
935                         JUMP     prompt_input
936
937             read_command: CALL hex2value      ; result in s3
938                         INPUT    s2, (s3)
939                         LOAD    s1, s2
940                         CALL     value2ser    ; value2ser input in s1
941                         JUMP     prompt_input
942
943             write_command: CALL hex2value     ; result in s3
944                         LOAD    s4, s3
945                         CALL     hex2value
946                         OUTPUT    s3, (s4)
947                         JUMP     prompt_input
948
949             ;Send 'Demo>' prompt to the UART
950             ;
951             send_prompt: CALL send_CR                                ;start new line
952                         LOAD UART_data, character_D
953                         CALL send_to_UART
954                         LOAD UART_data, character_e
955                         CALL send_to_UART
956                         LOAD UART_data, character_m
957                         CALL send_to_UART
958                         LOAD UART_data, character_o
959                         CALL send_to_UART
960
961             ;
962             ;Send '>' character to the UART
963             ;
964             send_greater_than: LOAD UART_data, character_greater_than
965                         CALL send_to_UART
966                         RETURN
967             ;
968             ;
969             ;Receive ASCII string from UART
970             ;
971             ;An ASCII string will be read from the UART and stored in scratch pad memory
972             ;commencing at the location specified by a constant named 'string_start'.
973             ;The string will have a maximum length of 16 characters including a

```

```

;carriage return (0D) denoting the end of the string.
976 ;
977 ;As each character is read, it is echoed to the UART transmitter.
978 ;Some minor editing is supported using backspace (BS=08) which is used
979 ;to adjust what is stored in scratch pad memory and adjust the display
980 ;on the terminal screen using characters sent to the UART transmitter.
981 ;
982 ;A test is made for the receiver FIFO becoming full. A full status is treated as
983 ;a potential error situation and will result in a 'Overflow Error' message being
984 ;transmitted to the UART, the receiver FIFO being purged of all data and an
985 ;empty string being stored (carriage return at first location).
986 ;
987 ;Registers used s0, s1, s2 and 'UART_data'.
988 ;
receive_string: LOAD s1, string_start ;locate start of string
990 LOAD s2, s1 ;compute 16 character address
ADD s2, 10
992 receive_full_test: INPUT s0, UART_status_port ;test Rx.FIFO buffer for full
TEST s0, rx_full
994 JUMP NZ, read_error
CALL read_from_UART ;obtain and echo character
996 STORE UART_data, (s1) ;write to memory
COMPARE UART_data, character_CR ;test for end of string
998 RETURN Z
COMPARE UART_data, character_BS ;test for back space
1000 JUMP Z, BS_edit
ADD s1, 01 ;increment memory pointer
1002 COMPARE s1, s2
;test for pointer exceeding 16 characters
JUMP NZ, receive_full_test ;next character
1004 CALL send_backspace
;hold end of string position on terminal display
BS_edit: SUB s1, 01 ;memory pointer back one
1006 COMPARE s1, string_start ;test for under flow
JUMP C, string_start_again
1008 CALL send_space
;clear character at current position
CALL send_backspace ;position cursor
1010 JUMP receive_full_test ;next character
string_start_again: CALL send_greater_than ;restore '>' at prompt
JUMP receive_string ;begin again
1012 ;Receiver buffer overflow condition
1014 read_error: CALL send_CR ;Transmit error message
STORE UART_data, string_start
;empty string in memory (start with CR)
1016 CALL send_CR
clear_UART_Rx_loop: INPUT s0, UART_status_port ;test Rx.FIFO buffer for data
1018 TEST s0, rx_data_present
RETURN Z ;finish when buffer is empty
1020 INPUT UART_data, UART_read_port ;read from FIFO and ignore
JUMP clear_UART_Rx_loop
1022 ;
1023 ;
1024 ;Read one character from the UART
1025 ;
1026 ;Character read will be returned in a register called 'UART_data' and will be
1027 ;echoed to the UART transmitter.
1028 ;
1029 ;The routine first tests the receiver FIFO buffer to see if data is present.
1030 ;If the FIFO is empty, the routine waits until there is a character to read.
1031 ;As this could take any amount of time the wait loop includes a call to the
1032 ;subroutine which updates the real time clock.
1033 ;
1034 ;Registers used s0 and UART_data
1035 ;
1036 read_from_UART: INPUT s0, UART_status_port ;test Rx.FIFO buffer
1037 TEST s0, rx_data_present
JUMP NZ, read_character
1040 JUMP read_from_UART
read_character: INPUT UART_data, UART_read_port ;read from FIFO
1042 CALL send_to_UART ;echo received character
RETURN
1044 ;
1045 ;
1046 ;Transmit one character to the UART
1047 ;
1048 ;Character supplied in register called 'UART_data'.
1049 ;
1050 ;The routine first tests the transmit FIFO buffer to see if it is full.
1051 ;If the FIFO is full, the routine waits until there is space which could
1052 ;be as long as it takes to transmit one complete character.
1053 ;
1054 ;
1055 ; Baud Rate Time per Character (10 bits)
1056 ; 9600 1,024us
; 19200 521us

```

```

1058             ;      38400          260us
1059             ;      57600          174us
1060             ;      115200         87us
1061             ;
1062             ;Since this is a relatively long duration, the wait loop includes a
1063             ;call to the subroutine which updates the real time clock.
1064             ;
1065             ;Registers used s0
1066             ;
1067             send_to_UART: INPUT s0, UART_status_port          ;test Tx_FIFO buffer
1068             TEST s0, tx_full
1069             JUMP Z, UART_write
1070             JUMP send_to_UART
1071             UART_write: OUTPUT UART_data, UART_write_port
1072             RETURN
1073             ;
1074             ;
1075             ;Fetch character from memory, convert to upper case
1076             ;and increment memory pointer.
1077             ;
1078             ;The memory pointer is provided in register s1.
1079             ;The character obtained is returned in register s0.
1080             ;
1081             ;Registers used s0 and s1.
1082             ;
1083             fetch_char_from_memory: FETCH s0, (s1)             ;read character
1084             CALL upper_case                                   ;convert to upper case
1085             ADD s1, 01                                       ;increment memory pointer
1086             RETURN
1087             ;
1088             ;
1089             ;Send Carriage Return to the UART
1090             ;
1091             send_CR: LOAD UART_data, character_CR
1092             CALL send_to_UART
1093             RETURN
1094             ;
1095             ;
1096             ;Send a space to the UART
1097             ;
1098             send_space: LOAD UART_data, character_space
1099             CALL send_to_UART
1100             RETURN
1101             ;
1102             ;Send a back space to the UART
1103             ;
1104             send_backspace: LOAD UART_data, character_BS
1105             CALL send_to_UART
1106             RETURN
1107             ;
1108             ;
1109             ; input in s0
1110             ;
1111             hex2value: CALL serhex2value
1112             LOAD s2, s0
1113             SL0 s2
1114             SL0 s2
1115             SL0 s2
1116             SL0 s2
1117             CALL serhex2value
1118             OR s2,s0
1119             LOAD s3,s2
1120             RETURN
1121             ;
1122             serhex2value: CALL fetch_char_from_memory
1123             ADD s0, C6
1124             ;reject character codes above '9' (39 hex)
1125             JUMP C,serhex2valuegt9
1126             ;carry flag is set
1127             SUB s0, F6
1128             ;reject character codes below '0' (30 hex)
1129             RETURN
1130             ;carry is set if value not in range
1131             serhex2valuegt9: ADD s0 ,03
1132             RETURN
1133             ;
1134             ;Convert byte to ascii hex
1135             ;IN : S1 byte waarde
1136             ;OUT: Serial hex ascii
1137             ;
1138             value2ser: LOAD s2, s1
1139             SR0 s2
1140             SR0 s2

```

```

1142         SR0 s2
1143         SR0 s2
1144         CALL nibble2hex
1145         LOAD UART_data, s2
1146         CALL send_to_UART
1147         LOAD s2, s1
1148         AND s2, 0F
1149         CALL nibble2hex
1150         LOAD UART_data, s2
1151         CALL send_to_UART
1152         RETURN
1153         ;
1154         ; Convert a nibble in register s2 into an ASCII character, 0-9 A-F
1155         ; The value provided must be in the range of 0 to 15 and will be converted into
1156         ; one ASCII character
1157         ;
1158         nibble2hex: COMPARE s2, 0A
1159                   JUMP NC, nibblebt9
1160                   ADD s2, 30
1161                   RETURN
1162         nibblebt9: ADD s2, 37
1163                   RETURN
1164         ;
1165         ; Convert character to upper case
1166         ;
1167         ; The character supplied in register s0.
1168         ; If the character is in the range 'a' to 'z', it is converted
1169         ; to the equivalent upper case character in the range 'A' to 'Z'.
1170         ; All other characters remain unchanged.
1171         ;
1172         ; Registers used s0.
1173         ;
1174         upper_case: COMPARE s0, 61
1175         ; eliminate character codes below 'a' (61 hex)
1176                   RETURN C
1177                   COMPARE s0, 7B
1178         ; eliminate character codes above 'z' (7A hex)
1179                   RETURN NC
1180                   AND s0, DF
1181         ; mask bit5 to convert to upper case
1182                   RETURN
1183         ;
1184         ; Display a space on LCD at current cursor position
1185         ;
1186         disp_space: LOAD s5, character_space
1187                   CALL LCD_write_data
1188                   RETURN
1189
1190         disp_ip:  LOAD s5, 10                                ; Line 1 position 0
1191                   CALL LCD_cursor
1192                   LOAD sA, 01
1193                   OUTPUT sA, command_arg0
1194                   CALL set_command_id
1195                   CALL get_result
1196
1197                   INPUT sA, result_arg0
1198                   CALL display_number
1199                   LOAD s5, character_dot
1200                   CALL LCD_write_data
1201                   INPUT sA, result_arg1
1202                   CALL display_number
1203                   LOAD s5, character_dot
1204                   CALL LCD_write_data
1205                   INPUT sA, result_arg2
1206                   CALL display_number
1207                   LOAD s5, character_dot
1208                   CALL LCD_write_data
1209                   INPUT sA, result_arg3
1210                   CALL display_number
1211                   RETURN
1212
1213         display_number: LOAD sB, 64                                ; displays number in sA, changes sB and s5
1214                   CALL times
1215                   JUMP Z, hundred_is_zero
1216                   ADD s5, 30
1217                   CALL LCD_write_data
1218
1219         hundred_is_not_zero: LOAD sB, 0A
1220                   CALL times
1221                   ADD s5, 30
1222                   CALL LCD_write_data
1223                   JUMP do_one
1224

```

```

1226      hundred_is_zero: LOAD    sB, 0A
1227                      CALL    times
1228                      JUMP    Z, do_one
1229                      ADD     s5, 30
1230                      CALL    LCD_write_data
1231
1232      do_one: LOAD    sB, 01
1233              CALL    times
1234              ADD     s5, 30
1235              CALL    LCD_write_data
1236              RETURN
1237
1238      times: LOAD    s5, 00          ; input sA, input sB, output s5
1239      times_l: ADD   s5, 01
1240              SUB    sA, sB
1241              JUMP   NC, times_l
1242              ADD   sA, sB
1243              SUB   s5, 01
1244              RETURN
1245
1246      ;
1247      ;
1248      ;
1249      ;*****
1250      ;Software delay routines
1251      ;*****
1252      ;
1253      ;
1254      ;
1255      ;Delay of 1us.
1256      ;
1257      ;Constant value defines reflects the clock applied to KCPSM3. Every instruction
1258      ;executes in 2 clock cycles making the calculation highly predictable. The '6' in
1259      ;the following equation even allows for 'CALL delay_1us' instruction in the initiating
1260      ;
1261      ; delay_1us_constant = (clock_rate - 6)/4
1262      Where 'clock_rate' is in Mhz
1263      ;
1264      ;Registers used s0
1265      ;
1266      delay_1us: LOAD s0, delay_1us_constant
1267      wait_1us: SUB s0, 01
1268              JUMP NZ, wait_1us
1269              SUB s0, 00 ; needed to compensate clock
1270              RETURN
1271      ;
1272      ;Delay of 40us.
1273      ;
1274      ;Registers used s0, s1
1275      ;
1276      delay_40us: LOAD s1, 28          ;40 x 1us = 40us
1277      wait_40us: CALL delay_1us
1278              SUB s1, 01
1279              JUMP NZ, wait_40us
1280              RETURN
1281      ;
1282      ;Delay of 1ms.
1283      ;
1284      ;Registers used s0, s1, s2
1285      ;
1286      delay_1ms: LOAD s2, 19          ;25 x 40us = 1ms
1287      wait_1ms: CALL delay_40us
1288              SUB s2, 01
1289              JUMP NZ, wait_1ms
1290              RETURN
1291      ;
1292      ;Delay of 20ms.
1293      ;
1294      ;Delay of 20ms used during initialisation.
1295      ;
1296      ;Registers used s0, s1, s2, s3
1297      ;
1298      delay_20ms: LOAD s3, 14          ;20 x 1ms = 20ms
1299      wait_20ms: CALL delay_1ms
1300              SUB s3, 01
1301              JUMP NZ, wait_20ms
1302              RETURN
1303      ;
1304      ;Delay of approximately 1 second.
1305      ;
1306      ;Registers used s0, s1, s2, s3, s4
1307      ;
1308      delay_1s: LOAD s4, 32          ;50 x 20ms = 1000ms
1309      wait_1s: CALL delay_20ms
1310              SUB s4, 01

```

```

1312         JUMP NZ, wait_1s
1313         RETURN
1314         ;
1315         ;
1316         ;*****
1317         ;LCD Character Module Routines
1318         ;*****
1319         ;
1320         ;LCD module is a 16 character by 2 line display but all displays are very similar
1321         ;The 4-wire data interface will be used (DB4 to DB7).
1322         ;
1323         ;The LCD modules are relatively slow and software delay loops are used to slow down
1324         ;KCP3M3 adequately for the LCD to communicate. The delay routines are provided in
1325         ;a different section (see above in this case).
1326         ;
1327         ;
1328         ;Pulse LCD enable signal 'E' high for greater than 230ns (1us is used).
1329         ;
1330         ;Register s4 should define the current state of the LCD output port.
1331         ;
1332         ;Registers used s0, s4
1333         ;
1334         LCD_pulse_E: XOR s4, LCD_E                      ;E=1
1335                     OUTPUT s4, LCD_output_port
1336                     CALL delay_1us
1337                     XOR s4, LCD_E                      ;E=0
1338                     OUTPUT s4, LCD_output_port
1339                     RETURN
1340         ;
1341         ;Write 4-bit instruction to LCD display.
1342         ;
1343         ;The 4-bit instruction should be provided in the upper 4-bits of register s4.
1344         ;Note that this routine does not release the master enable but as it is only
1345         ;used during initialisation and as part of the 8-bit instruction write it
1346         ;should be acceptable.
1347         ;
1348         ;Registers used s4
1349         ;
1350         LCD_write_inst4: AND s4, F8                      ;Enable=1 RS=0 Instruction, RW=0 Write, E=0
1351                         OUTPUT s4, LCD_output_port      ;set up RS and RW >40ns before enable pulse
1352                         CALL LCD_pulse_E
1353                         RETURN
1354         ;
1355         ;
1356         ;Write 8-bit instruction to LCD display.
1357         ;
1358         ;The 8-bit instruction should be provided in register s5.
1359         ;Instructions are written using the following sequence
1360         ; Upper nibble
1361         ; wait >1us
1362         ; Lower nibble
1363         ; wait >40us
1364         ;
1365         ;Registers used s0, s1, s4, s5
1366         ;
1367         LCD_write_inst8: LOAD s4, s5
1368                         AND s4, F0                      ;Enable=0 RS=0 Instruction, RW=0 Write, E=0
1369                         OR s4, LCD_drive                 ;Enable=1
1370                         CALL LCD_write_inst4             ;write upper nibble
1371                         CALL delay_1us                   ;wait >1us
1372                         LOAD s4, s5                     ;select lower nibble with
1373                         SL1 s4                           ;Enable=1
1374                         SL0 s4                           ;RS=0 Instruction
1375                         SL0 s4                           ;RW=0 Write
1376                         SL0 s4                           ;E=0
1377                         CALL LCD_write_inst4             ;write lower nibble
1378                         CALL delay_40us                 ;wait >40us
1379                         LOAD s4, F0                     ;Enable=0 RS=0 Instruction, RW=0 Write, E=0
1380                         OUTPUT s4, LCD_output_port      ;Release master enable
1381                         RETURN
1382         ;
1383         ;
1384         ;
1385         ;Write 8-bit data to LCD display.
1386         ;
1387         ;The 8-bit data should be provided in register s5.
1388         ;Data bytes are written using the following sequence
1389         ; Upper nibble
1390         ; wait >1us
1391         ; Lower nibble
1392         ; wait >40us
1393         ;
1394         ;Registers used s0, s1, s4, s5
1395         ;
1396         LCD_write_data: LOAD s4, s5
1397                         AND s4, F0                      ;Enable=0 RS=0 Instruction, RW=0 Write, E=0

```

```

1398 OR s4, 0C ;Enable=1 RS=1 Data, RW=0 Write, E=0
1399 OUTPUT s4, LCD_output_port ;set up RS and RW >40ns before enable pulse
1400 CALL LCD_pulse.E ;write upper nibble
1401 CALL delay_1us ;wait >1us
1402 LOAD s4, s5 ;select lower nibble with
1403 SL1 s4 ;Enable=1
1404 SL1 s4 ;RS=1 Data
1405 SL0 s4 ;RW=0 Write
1406 SL0 s4 ;E=0
1407 OUTPUT s4, LCD_output_port ;set up RS and RW >40ns before enable pulse
1408 CALL LCD_pulse.E ;write lower nibble
1409 CALL delay_40us ;wait >40us
1410 LOAD s4, F0 ;Enable=0 RS=0 Instruction, RW=0 Write, E=0
1411 OUTPUT s4, LCD_output_port ;Release master enable
1412 RETURN
1413 ;
1414 ;
1415 ;
1416 ;Read 8-bit data from LCD display.
1417 ;
1418 ;The 8-bit data will be read from the current LCD memory address
1419 ;and will be returned in register s5.
1420 ;It is advisable to set the LCD address (cursor position) before
1421 ;using the data read for the first time otherwise the display may
1422 ;generate invalid data on the first read.
1423 ;
1424 ;Data bytes are read using the following sequence
1425 ; Upper nibble
1426 ; wait >1us
1427 ; Lower nibble
1428 ; wait >40us
1429 ;
1430 ;Registers used s0, s1, s4, s5
1431 ;
1432 LCD_read_data8: LOAD s4, 0E ;Enable=1 RS=1 Data, RW=1 Read, E=0
1433 OUTPUT s4, LCD_output_port ;set up RS and RW >40ns before enable pulse
1434 XOR s4, LCDE ;E=1
1435 OUTPUT s4, LCD_output_port
1436 CALL delay_1us ;wait >260ns to access data
1437 INPUT s5, LCD_input_port ;read upper nibble
1438 XOR s4, LCDE ;E=0
1439 OUTPUT s4, LCD_output_port
1440 CALL delay_1us ;wait >1us
1441 XOR s4, LCDE ;E=1
1442 OUTPUT s4, LCD_output_port
1443 CALL delay_1us ;wait >260ns to access data
1444 INPUT s0, LCD_input_port ;read lower nibble
1445 XOR s4, LCDE ;E=0
1446 OUTPUT s4, LCD_output_port
1447 AND s5, F0 ;merge upper and lower nibbles
1448 SR0 s0
1449 SR0 s0
1450 SR0 s0
1451 SR0 s0
1452 OR s5, s0
1453 LOAD s4, 04 ;Enable=0 RS=1 Data, RW=0 Write, E=0
1454 OUTPUT s4, LCD_output_port ;Stop reading 5V device and release master enable
1455 CALL delay_40us ;wait >40us
1456 RETURN
1457 ;
1458 ;
1459 ;Reset and initialise display to communicate using 4-bit data mode
1460 ;Includes routine to clear the display.
1461 ;
1462 ;Requires the 4-bit instructions 3,3,3,2 to be sent with suitable delays
1463 ;following by the 8-bit instructions to set up the display.
1464 ;
1465 ; 28 = '001' Function set, '0' 4-bit mode, '1' 2-line, '0' 5x7 dot matrix, 'xx'
1466 ; 06 = '000001' Entry mode, '1' increment, '0' no display shift
1467 ; 0C = '00001' Display control, '1' display on, '0' cursor off, '0' cursor blink off
1468 ; 01 = '00000001' Display clear
1469 ;
1470 ;Registers used s0, s1, s2, s3, s4
1471 ;
1472 LCD_reset: CALL delay_20ms ;wait more that 15ms for display to be ready
1473 LOAD s4, 30
1474 CALL LCD_write_inst4 ;send '3'
1475 CALL delay_20ms ;wait >4.1ms
1476 CALL LCD_write_inst4 ;send '3'
1477 CALL delay_1ms ;wait >100us
1478 CALL LCD_write_inst4 ;send '3'
1479 CALL delay_40us ;wait >40us
1480 LOAD s4, 20
1481 CALL LCD_write_inst4 ;send '2'
1482 CALL delay_40us ;wait >40us
1483 LOAD s5, 28 ;Function set

```

```

1486          CALL LCD_write_inst8
1487          LOAD s5, 06                      ;Entry mode
1488          CALL LCD_write_inst8
1489          LOAD s5, 0C                      ;Display control
1490          LCD_clear: CALL LCD_write_inst8
1491                   LOAD s5, 01              ;Display clear
1492                   CALL LCD_write_inst8
1493                   CALL delay_lms           ;wait >1.64ms for display to clear
1494                   CALL delay_lms
1495                   RETURN
1496                   ;
1497                   ;Position the cursor ready for characters to be written.
1498                   ;The display is formed of 2 lines of 16 characters and each
1499                   ;position has a corresponding address as indicated below.
1500                   ;
1501                   ;          Character position
1502                   ;          0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
1503                   ;
1504                   ; Line 1 - 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F
1505                   ; Line 2 - C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF
1506                   ;
1507                   ;This routine will set the cursor position using the value provided
1508                   ;in register s5. The upper nibble will define the line and the lower
1509                   ;nibble the character position on the line.
1510                   ; Example s5 = 2B will position the cursor on line 2 position 11
1511                   ;
1512                   ; Registers used s0, s1, s2, s3, s4
1513                   ;
1514          LCD_cursor: TEST s5, 10              ;test for line 1
1515                   JUMP Z, set_line2
1516                   AND s5, 0F                 ;make address in range 80 to 8F for line 1
1517                   OR s5, 80
1518                   CALL LCD_write_inst8      ;instruction write to set cursor
1519                   RETURN
1520          set_line2: AND s5, 0F                 ;make address in range C0 to CF for line 2
1521                   OR s5, C0
1522                   CALL LCD_write_inst8      ;instruction write to set cursor
1523                   RETURN
1524                   ;
1525                   ;This routine will shift the complete display one position to the left.
1526                   ;The cursor position and LCD memory contents will not change.
1527                   ;
1528                   ; Registers used s0, s1, s2, s3, s4, s5
1529                   ;
1530          LCD_shift_left: LOAD s5, 18          ;shift display left
1531                   CALL LCD_write_inst8
1532                   RETURN
1533                   ;
1534          disp_uipdemo: LOAD s5, character_u
1535                   CALL LCD_write_data
1536                   LOAD s5, character_l
1537                   CALL LCD_write_data
1538                   LOAD s5, character_P
1539                   CALL LCD_write_data
1540                   CALL disp_space
1541                   LOAD s5, character_D
1542                   CALL LCD_write_data
1543                   LOAD s5, character_E
1544                   CALL LCD_write_data
1545                   LOAD s5, character_M
1546                   CALL LCD_write_data
1547                   LOAD s5, character_O
1548                   CALL LCD_write_data
1549                   RETURN
1550                   ;
1551                   ; Useful constants
1552                   ;
1553                   ;
1554                   ; ASCII table
1555                   ;
1556                   CONSTANT character_a, 61
1557                   CONSTANT character_b, 62
1558                   CONSTANT character_c, 63
1559                   CONSTANT character_d, 64
1560                   CONSTANT character_e, 65
1561                   CONSTANT character_f, 66
1562                   CONSTANT character_g, 67
1563                   CONSTANT character_h, 68
1564                   CONSTANT character_i, 69
1565                   CONSTANT character_j, 6A
1566                   CONSTANT character_k, 6B
1567                   CONSTANT character_l, 6C
1568                   CONSTANT character_m, 6D
1569                   CONSTANT character_n, 6E
1570                   CONSTANT character_o, 6F

```

```

1572          CONSTANT character_p , 70
1573          CONSTANT character_q , 71
1574          CONSTANT character_r , 72
1575          CONSTANT character_s , 73
1576          CONSTANT character_t , 74
1577          CONSTANT character_u , 75
1578          CONSTANT character_v , 76
1579          CONSTANT character_w , 77
1580          CONSTANT character_x , 78
1581          CONSTANT character_y , 79
1582          CONSTANT character_z , 7A
1583          CONSTANT character_A , 41
1584          CONSTANT character_B , 42
1585          CONSTANT character_C , 43
1586          CONSTANT character_D , 44
1587          CONSTANT character_E , 45
1588          CONSTANT character_F , 46
1589          CONSTANT character_G , 47
1590          CONSTANT character_H , 48
1591          CONSTANT character_I , 49
1592          CONSTANT character_J , 4A
1593          CONSTANT character_K , 4B
1594          CONSTANT character_L , 4C
1595          CONSTANT character_M , 4D
1596          CONSTANT character_N , 4E
1597          CONSTANT character_O , 4F
1598          CONSTANT character_P , 50
1599          CONSTANT character_Q , 51
1600          CONSTANT character_R , 52
1601          CONSTANT character_S , 53
1602          CONSTANT character_T , 54
1603          CONSTANT character_U , 55
1604          CONSTANT character_V , 56
1605          CONSTANT character_W , 57
1606          CONSTANT character_X , 58
1607          CONSTANT character_Y , 59
1608          CONSTANT character_Z , 5A
1609          CONSTANT character_0 , 30
1610          CONSTANT character_1 , 31
1611          CONSTANT character_2 , 32
1612          CONSTANT character_3 , 33
1613          CONSTANT character_4 , 34
1614          CONSTANT character_5 , 35
1615          CONSTANT character_6 , 36
1616          CONSTANT character_7 , 37
1617          CONSTANT character_8 , 38
1618          CONSTANT character_9 , 39
1619          CONSTANT character_colon , 3A
1620          CONSTANT character_semi_colon , 3B
1621          CONSTANT character_less_than , 3C
1622          CONSTANT character_greater_than , 3E
1623          CONSTANT character_equals , 3D
1624          CONSTANT character_space , 20
1625          CONSTANT character_CR , 0D          ;carriage return
1626          CONSTANT character_question , 3F      ;'?'
1627          CONSTANT character_dollar , 24
1628          CONSTANT character_BS , 08          ;Back Space command character
1629          CONSTANT character_dot , 2E
1630          ;

```

Listing 6.3: app\_interface.v

```

timescale 1ns / 1ps
2 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:      20:44:38 03/30/2009
7 // Design Name:
8 // Module Name:      app_interface
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21 module app_interface(
22     input          clk ,
23     input [7:0]    input_data ,

```

```

24     input      [7:0] port_id ,
25     input      write_enable ,
26     input      read_enable ,
27
28     output     [7:0] output_data ,
29     output     empty
30 );
31
32 reg [7:0] fifo [15:0];
33 reg [7:0] output_data_int = 8'b00000000;
34 reg [3:0] write_address = 4'b0000;
35 reg [3:0] read_address  = 4'b0000;
36
37 assign empty      = (read_address == write_address) ? 1'b1 : 1'b0;
38 assign output_data = (~port_id[0]) ? output_data_int : {7'b00000000, empty};
39
40 always @(posedge clk)
41     if (write_enable)
42         write_address <= write_address + 1;
43
44 always @(posedge clk)
45     if (read_enable & ~empty)
46         read_address <= read_address + 1;
47
48 always @(posedge clk)
49     if (write_enable)
50         fifo[write_address] <= input_data;
51
52 always @(posedge clk)
53     output_data_int <= fifo[read_address];
54
55 endmodule

```

Listing 6.4: app\_interface\_tf.v

```

1  `timescale 1ns / 1ps
2
3  //////////////////////////////////////
4  // Company:
5  // Engineer:
6  //
7  // Create Date:    21:29:24 03/30/2009
8  // Design Name:    app_interface
9  // Module Name:    C:/NoSpace/final_from_scratch/thesis/app_interface_tf.v
10 // Project Name:   thesis
11 // Target Device:
12 // Tool versions:
13 // Description:
14 //
15 // Verilog Test Fixture created by ISE for module: app_interface
16 //
17 // Dependencies:
18 //
19 // Revision:
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23  //////////////////////////////////////
24
25 module app_interface_tf;
26
27     // Inputs
28     reg clk;
29     reg [7:0] input_data;
30
31     reg write_enable;
32     reg read_enable;
33
34     // Outputs
35     wire [7:0] output_data;
36     wire empty;
37
38     // Instantiate the Unit Under Test (UUT)
39     app_interface uut (
40         .clk(clk),
41         .input_data(input_data),
42         .write_enable(write_enable),
43         .read_enable(read_enable),
44         .output_data(output_data),
45         .empty(empty)
46     );
47
48     initial begin
49         clk = 1'b0;
50         forever #10 clk = ~clk;
51     end
52 endmodule

```

```

51     end
53
54     initial begin
55         // Initialize Inputs
56         input_data = 0;
57         write_enable = 0;
58         read_enable = 0;
59
60         // Wait 100 ns for global reset to finish
61
62         #110;
63         input_data = 1;
64         write_enable = 1;
65         read_enable = 0;
66         #20
67         input_data = 2;
68         write_enable = 1;
69         read_enable = 0;
70         #20
71         write_enable = 0;
72         read_enable = 1;
73         #20
74         write_enable = 0;
75         read_enable = 1;
76         #20
77         input_data = 3;
78         read_enable = 0;
79         write_enable = 1;
80         #20
81         input_data = 4;
82         write_enable = 1;
83         read_enable = 1;
84         #20;
85         write_enable = 0;
86         read_enable = 1;
87         #100;
88         input_data = 5;
89         write_enable = 1;
90         #20;
91         write_enable = 0;
92
93
94
95     end
96
97 endmodule

```

Listing 6.5: copy.v

```

1  ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2  // Copyright 2009 Michel Bieleveld
3  //
4  // This file is part of the UDP/IP stack.
5  //
6  // The UDP/IP stack is free software: you can redistribute it and/or modify
7  // it under the terms of the GNU Lesser General Public License as published by
8  // the Free Software Foundation, either version 3 of the License, or
9  // (at your option) any later version.
10 //
11 // The UDP/IP stack is distributed in the hope that it will be useful,
12 // but WITHOUT ANY WARRANTY; without even the implied warranty of
13 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
15 //
16 // You should have received a copy of the GNU Lesser General Public License
17 // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
19 ///////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
20
21 `timescale 1ns / 1ps
22 module copy(
23     input                clk ,
24
25     // from
26     output reg [15:0]    copy_from_address = 16'b0000000000000000 ,
27     input [7:0]          copy_from_data ,
28
29     // to
30     output reg [15:0]    copy_to_address = 16'b0000000000000000 ,
31     output reg          copy_to_we = 1'b0 ,
32     output reg [7:0]     copy_to_data = 8'b00000000 ,
33     output reg          last_byte = 1'b0 ,

```

```

35 // registers
37 input [7:0] reg_address,
38 input reg_we,
39 input [7:0] reg_data_in,
40 output [7:0] reg_data_out
41 );
42
43 reg last_byte_d = 1'b0;
44 // address write read
45 // 0 start_copy status
46 // 1 from_address_l status
47 // 2 from_address_h status
48 // 3 length_l status
49 // 4 length_h status
50 // 5 to_address_l status
51 // 6 to_address_h status
52
53 reg ready = 1'b1;
54 reg start_copy = 1'b0;
55 reg [15:0] length = 16'b0000000000000000;
56
57 reg last_one = 1'b0;
58 reg length_ce = 1'b0;
59 reg to_address_ce = 1'b0;
60 reg from_address_ce = 1'b0;
61
62 assign reg_data_out = {7'b0000000, ready};
63
64 always @(posedge clk)
65     copy_to_data <= copy_from_data;
66
67 always @(posedge clk)
68     start_copy <= (reg_address[2:0] == 3'b000 & reg_we);
69
70 always @(posedge clk)
71     if (from_address_ce)
72         copy_from_address <= copy_from_address + 1;
73     else if (reg_address[2:0] == 3'b010 & reg_we)
74         copy_from_address[15:8] <= reg_data_in;
75     else if (reg_address[2:0] == 3'b001 & reg_we)
76         copy_from_address[7:0] <= reg_data_in;
77
78 always @(posedge clk)
79     if (to_address_ce)
80         copy_to_address <= copy_to_address + 1;
81     else if (reg_address[2:0] == 3'b101 & reg_we)
82         copy_to_address[7:0] <= reg_data_in;
83     else if (reg_address[2:0] == 3'b110 & reg_we)
84         copy_to_address[15:8] <= reg_data_in;
85
86 always @(posedge clk)
87     if (length_ce)
88         length <= length - 1;
89     else if (reg_address[2:0] == 3'b011 & reg_we)
90         length[7:0] <= reg_data_in;
91     else if (reg_address[2:0] == 3'b100 & reg_we)
92         length[15:8] <= reg_data_in;
93
94 always @(posedge clk)
95     if (length == 16'b0000000000000010)
96         last_one <= 1'b1;
97     else
98         last_one <= 1'b0;
99
100 always @(posedge clk)
101     last_byte_d <= last_one;
102
103 always @(posedge clk)
104     last_byte <= last_byte_d;
105
106
107 parameter st_idle = 6'b0000001;
108 parameter st_offset = 6'b000010;
109 parameter st_offset2 = 6'b000100;
110 parameter st_copy = 6'b001000;
111 parameter st_finish = 6'b010000;
112 parameter st_finish2 = 6'b100000;
113
114 (* FSMENCODING="ONE-HOT", SAFEIMPLEMENTATION="NO" *) reg [5:0] state = st_idle;
115
116 always@(posedge clk)
117     (* FULLCASE, PARALLELCASE *) case (state)
118     st_idle : begin
119         if (start_copy)
120             state <= st_offset;

```

```

123         else
124             state <= st_idle;
125             length_ce <= 1'b0;
126             to_address_ce <= 1'b0;
127             from_address_ce <= 1'b0;
128             copy_to_we <= 1'b0;
129             ready <= 1'b1;
130         end
131         st_offset : begin
132             state <= st_offset2;
133             length_ce <= 1'b1;
134             to_address_ce <= 1'b0;
135             from_address_ce <= 1'b1;
136             copy_to_we <= 1'b0;
137             ready <= 1'b0;
138         end
139         st_offset2 : begin
140             state <= st_copy;
141             length_ce <= 1'b1;
142             to_address_ce <= 1'b0;
143             from_address_ce <= 1'b1;
144             copy_to_we <= 1'b0;
145             ready <= 1'b0;
146         end
147         st_copy : begin
148             if (last_one)
149                 state <= st_finish;
150             else
151                 state <= st_copy;
152                 length_ce <= 1'b1;
153                 to_address_ce <= 1'b1;
154                 from_address_ce <= 1'b1;
155                 copy_to_we <= 1'b1;
156                 ready <= 1'b0;
157             end
158             st_finish : begin
159                 state <= st_idle;
160                 length_ce <= 1'b0;
161                 to_address_ce <= 1'b1;
162                 from_address_ce <= 1'b0;
163                 copy_to_we <= 1'b1;
164                 ready <= 1'b0;
165             end
166             st_finish2 : begin
167                 state <= st_idle;
168                 length_ce <= 1'b0;
169                 to_address_ce <= 1'b1;
170                 from_address_ce <= 1'b0;
171                 copy_to_we <= 1'b1;
172                 ready <= 1'b0;
173             end
174         end
175     endcase
176 endmodule

```

Listing 6.6: copy\_rx.v

```

1  //////////////////////////////////////
2  // Copyright 2009 Michel Bieleveld
3  //
4  // This file is part of the UDP/IP stack.
5  //
6  // The UDP/IP stack is free software: you can redistribute it and/or modify
7  // it under the terms of the GNU Lesser General Public License as published by
8  // the Free Software Foundation, either version 3 of the License, or
9  // (at your option) any later version.
10 //
11 // The UDP/IP stack is distributed in the hope that it will be useful,
12 // but WITHOUT ANY WARRANTY; without even the implied warranty of
13 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
15 //
16 // You should have received a copy of the GNU Lesser General Public License
17 // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
19 //////////////////////////////////////
21 `timescale 1ns / 1ps
22 module copy_rx(
23     input                clk ,
24     // from

```

```

27  output reg [15:0] copy_from_address = 16'b0000000000000000,
28  input [7:0] copy_from_data,
29
30  // to
31  output reg [15:0] copy_to_address = 16'b0000000000000000,
32  output reg copy_to_we = 1'b0,
33  output reg [7:0] copy_to_data = 8'b00000000,
34  output reg last_byte = 1'b0,
35
36  // registers
37  input [7:0] reg_address,
38  input reg_we,
39  input [7:0] reg_data_in,
40  output [7:0] reg_data_out
41 );
42
43  reg last_byte_d = 1'b0;
44  // address write read
45  // 0 start_copy status
46  // 1 from_address_l status
47  // 2 from_address_h status
48  // 3 length_l status
49  // 4 length_h status
50  // 5 to_address_l status
51  // 6 to_address_h status
52
53  reg ready = 1'b1;
54  reg start_copy = 1'b0;
55  reg [15:0] length = 16'b0000000000000000;
56
57  reg last_one = 1'b0;
58  reg length_ce = 1'b0;
59  reg to_address_ce = 1'b0;
60  reg from_address_ce = 1'b0;
61
62  assign reg_data_out = {7'b0000000, ready};
63
64
65  always @(posedge clk)
66  copy_to_data <= copy_from_data;
67
68
69  always @(posedge clk)
70  start_copy <= (reg_address[2:0] == 3'b000 & reg_we);
71
72
73  always @(posedge clk)
74  if (from_address_ce)
75  copy_from_address <= copy_from_address + 1;
76  else if (reg_address[2:0] == 3'b010 & reg_we)
77  copy_from_address[15:8] <= reg_data_in;
78  else if (reg_address[2:0] == 3'b001 & reg_we)
79  copy_from_address[7:0] <= reg_data_in;
80
81  always @(posedge clk)
82  if (to_address_ce)
83  copy_to_address <= copy_to_address + 1;
84  else if (reg_address[2:0] == 3'b101 & reg_we)
85  copy_to_address[7:0] <= reg_data_in;
86  else if (reg_address[2:0] == 3'b110 & reg_we)
87  copy_to_address[15:8] <= reg_data_in;
88
89  always @(posedge clk)
90  if (length_ce)
91  length <= length - 1;
92  else if (reg_address[2:0] == 3'b011 & reg_we)
93  length[7:0] <= reg_data_in;
94  else if (reg_address[2:0] == 3'b100 & reg_we)
95  length[15:8] <= reg_data_in;
96
97
98  always @(posedge clk)
99  if (length == 16'b0000000000000010)
100  last_one <= 1'b1;
101  else
102  last_one <= 1'b0;
103
104  always @(posedge clk)
105  last_byte_d <= last_one;
106
107  always @(posedge clk)
108  last_byte <= last_byte_d;
109
110
111  parameter st_idle = 8'b00000001;
112  parameter st_offset = 8'b00000010;
113  parameter st_offset2 = 8'b00000100;

```

```

115 parameter st_copy      = 8'b00001000;
116 parameter st_finish    = 8'b00010000;
117 parameter st_finish2   = 8'b00100000;
118 parameter st_offset3   = 8'b01000000;
119 parameter st_offset4   = 8'b10000000;
120
121 (* FSM_ENCODING="ONE-HOT", SAFE_IMPLEMENTATION="NO" *) reg [7:0] state = st_idle;
122
123 always@(posedge clk)
124   (* FULL_CASE, PARALLEL_CASE *) case (state)
125     st_idle : begin
126       if (start_copy)
127         state <= st_offset;
128       else
129         state <= st_idle;
130       length_ce <= 1'b0;
131       to_address_ce <= 1'b0;
132       from_address_ce <= 1'b0;
133       copy_to_we <= 1'b0;
134       ready <= 1'b1;
135     end
136     st_offset : begin
137       state <= st_offset2;
138       length_ce <= 1'b1;
139       to_address_ce <= 1'b0;
140       from_address_ce <= 1'b1;
141       copy_to_we <= 1'b0;
142       ready <= 1'b0;
143     end
144     st_offset2 : begin
145       //state <= st_copy;
146       state <= st_offset3;
147       length_ce <= 1'b1;
148       to_address_ce <= 1'b0;
149       from_address_ce <= 1'b1;
150       copy_to_we <= 1'b0;
151       ready <= 1'b0;
152     end
153     st_offset3 : begin
154       //state <= st_copy;
155       state <= st_copy;
156       length_ce <= 1'b1;
157       to_address_ce <= 1'b1;
158       from_address_ce <= 1'b1;
159       copy_to_we <= 1'b1;
160       ready <= 1'b0;
161     end
162     st_offset4 : begin
163       if (last_one)
164         state <= st_finish;
165       else
166         state <= st_copy;
167       length_ce <= 1'b1;
168       to_address_ce <= 1'b1;
169       from_address_ce <= 1'b1;
170       copy_to_we <= 1'b1;
171       ready <= 1'b0;
172     end
173     st_finish : begin
174       state <= st_finish2;
175       length_ce <= 1'b0;
176       to_address_ce <= 1'b1;
177       from_address_ce <= 1'b0;
178       copy_to_we <= 1'b1;
179       ready <= 1'b0;
180     end
181     st_finish2 : begin
182       state <= st_idle;
183       length_ce <= 1'b0;
184       to_address_ce <= 1'b1;
185       from_address_ce <= 1'b0;
186       copy_to_we <= 1'b1;
187       ready <= 1'b0;
188     end
189   endcase
190
191 endmodule

```

Listing 6.7: crc\_8bit.v

```

////////////////////////////////////

```

```

2 // Copyright 2009 Michel Bieleveld
3 //
4 // This file is part of the UDP/IP stack.
5 //
6 // The UDP/IP stack is free software: you can redistribute it and/or modify
7 // it under the terms of the GNU Lesser General Public License as published by
8 // the Free Software Foundation, either version 3 of the License, or
9 // (at your option) any later version.
10 //
11 // The UDP/IP stack is distributed in the hope that it will be useful,
12 // but WITHOUT ANY WARRANTY; without even the implied warranty of
13 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
15 //
16 // You should have received a copy of the GNU Lesser General Public License
17 // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
19 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
20
21 `timescale 1ns / 1ps
22 module crc-8bit(
23     input          clk,
24     output reg [15:0] address = 16'b0000000000000000,
25     input [7:0] data_in,
26     input [7:0] reg_address,
27     input [7:0] reg_data_in,
28     input reg_we,
29     output reg [7:0] reg_data_out
30 );
31
32     reg [15:0] length = 16'b0000000000000000;
33     reg [15:0] CRC = {16{1'b0}};
34     reg start_crc = 1'b0;
35     reg start_crc_d;
36     reg start_crc_d_d;
37
38     reg last_one_d;
39     reg last_one_d_d;
40     reg last_one_d_d_d;
41     reg last_one_d_d_d_d;
42
43     reg last_one = 1'b0;
44     reg odd = 1'b0;
45     reg crc_ready = 1'b1;
46
47     reg [7:0] data_h;
48     reg [7:0] data_l;
49     reg CRC_Carry;
50     reg crc_reset;
51
52     // address      write      read
53     // 0             start_crc  status
54     // 1             address_l   crc_0
55     // 2             address_h   crc_1
56     // 3             length_l    0
57     // 4             length_h    0
58
59     always @(posedge clk)
60         if (reg_address[2:0] == 3'b000 & reg_we)
61             crc_ready <= 1'b0;
62         else if (last_one_d_d_d)
63             crc_ready <= 1'b1;
64
65     always @(posedge clk)
66         if (last_one) begin
67             start_crc <= 1'b0;
68             crc_reset <= 1'b0;
69         end else if (reg_address[2:0] == 3'b000 & reg_we) begin
70             start_crc <= 1'b1;
71             odd <= length[0];
72             crc_reset <= 1'b1;
73         end else begin
74             crc_reset <= 1'b0;
75         end
76
77     always @(reg_address, crc_ready, CRC)
78         case (reg_address[1:0])
79             2'b00: reg_data_out = {7'b0000000, crc_ready};
80             2'b01: reg_data_out = ~CRC[7:0];
81             2'b10: reg_data_out = ~CRC[15:8];
82             2'b11: reg_data_out = 8'b10101010;
83         endcase
84
85     always @(posedge clk)
86         last_one <= (length == 16'b0000000000000010);
87
88     always @(posedge clk)

```

```

90     if (start_crc)
91         length <= length -1;
92         //length <= length;
93     else if (reg_address[2:0] == 3'b011 & reg_we)
94         length[7:0] <= reg_data_in;
95     else if (reg_address[2:0] == 3'b100 & reg_we)
96         length[15:8] <= reg_data_in;
97
98     always @(posedge clk)
99     if (start_crc)
100         address <= address +1;
101     else if (reg_address[2:0] == 3'b001 & reg_we)
102         address[7:0] <= reg_data_in;
103     else if (reg_address[2:0] == 3'b010 & reg_we)
104         address[15:8] <= reg_data_in;
105
106     always @(posedge clk) begin
107         start_crc_d <= start_crc;
108         start_crc_d_d <= start_crc_d;
109         last_one_d <= last_one;
110         last_one_d_d <= last_one_d;
111         last_one_d_d_d <= last_one_d_d;
112         last_one_d_d_d_d <= last_one_d_d_d;
113     end
114
115     always @(posedge clk)
116     if (~start_crc_d | odd & last_one_d)
117         data_l <= 8'b00000000;
118     else if (~address[0])
119         data_l <= data_in;
120
121     always @(posedge clk)
122     if (~start_crc_d)
123         data_h <= 8'b00000000;
124     else if (address[0])
125         data_h <= data_in;
126
127     always @(posedge clk)
128     if (crc_reset) begin
129         CRC <= {16{1'b0}};
130         CRC_Carry <= 1'b0;
131     end else if (address[0] & start_crc_d_d | last_one_d & odd | last_one_d_d
132 | last_one_d_d_d | last_one_d_d_d_d)
133         {CRC_Carry, CRC} <= CRC + {data_h, data_l} + CRC_Carry;
134
135 endmodule

```

Listing 6.8: dcm.v

```

////////////////////////////////////
2  // Copyright 2009 Michel Bielefeld
3  //
4  // This file is part of the UDP/IP stack.
5  //
6  // The UDP/IP stack is free software: you can redistribute it and/or modify
7  // it under the terms of the GNU Lesser General Public License as published by
8  // the Free Software Foundation, either version 3 of the License, or
9  // (at your option) any later version.
10 //
11 // The UDP/IP stack is distributed in the hope that it will be useful,
12 // but WITHOUT ANY WARRANTY; without even the implied warranty of
13 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
15 //
16 // You should have received a copy of the GNU Lesser General Public License
17 // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
19 //////////////////////////////////////
20
21 `timescale 1ns / 1ps
22
23 module dcma(CLKIN_IN,
24             RST_IN,
25             CLKFX_OUT,
26             CLKIN_IBUFG_OUT,
27             CLK0_OUT,
28             CLK2X_OUT,
29             LOCKED_OUT);
30
31     input CLKIN_IN;
32     input RST_IN;

```

```

34  output CLKFX_OUT;
    output CLKIN_IBUFG_OUT;
36  output CLK0_OUT;
    output CLK2X_OUT;
    output LOCKED_OUT;
38
40  wire CLKFB_IN;
    wire CLKFX_BUF;
    wire CLKIN_IBUFG;
42  wire CLK0_BUF;
    wire CLK2X_BUF;
44  wire GND_BIT;

46  assign GND_BIT = 0;
    assign CLKIN_IBUFG_OUT = CLKIN_IBUFG;
48  assign CLK0_OUT = CLKFB_IN;
    BUFG CLKFX_BUFG_INST (.I(CLKFX_BUF),
50  .O(CLKFX_OUT));
    IBUFG CLKIN_IBUFG_INST (.I(CLKIN_IN),
52  .O(CLKIN_IBUFG));
    BUFG CLK0_BUFG_INST (.I(CLK0_BUF),
54  .O(CLKFB_IN));
    BUFG CLK2X_BUFG_INST (.I(CLK2X_BUF),
56  .O(CLK2X_OUT));
    DCM_SP DCM_SP_INST (.CLKFB(CLKFB_IN),
58  .CLKIN(CLKIN_IBUFG),
    .DSSEN(GND_BIT),
60  .PCLK(GND_BIT),
    .PSEN(GND_BIT),
62  .PSINCDEC(GND_BIT),
    .RST(RST_IN),
64  .CLKDV(),
    .CLKFX(CLKFX_BUF),
66  .CLKFX180(),
    .CLK0(CLK0_BUF),
68  .CLK2X(CLK2X_BUF),
    .CLK2X180(),
70  .CLK90(),
    .CLK180(),
72  .CLK270(),
    .LOCKED(LOCKED_OUT),
74  .PSDONE(),
    .STATUS());
76  defparam DCM_SP_INST.CLK_FEEDBACK = "1X";
    defparam DCM_SP_INST.CLKDV_DIVIDE = 2.0;
78  defparam DCM_SP_INST.CLKFX_DIVIDE = 5;
    defparam DCM_SP_INST.CLKFX_MULTIPLY = 8;
80  defparam DCM_SP_INST.CLKIN_DIVIDE_BY_2 = "FALSE";
    defparam DCM_SP_INST.CLKIN_PERIOD = 20.000;
82  defparam DCM_SP_INST.CLKOUT_PHASE_SHIFT = "NONE";
    defparam DCM_SP_INST.DESKEW_ADJUST = "SYSTEM_SYNCHRONOUS";
84  defparam DCM_SP_INST.DFS_FREQUENCY_MODE = "LOW";
    defparam DCM_SP_INST.DLL_FREQUENCY_MODE = "LOW";
86  defparam DCM_SP_INST.DUTY_CYCLE_CORRECTION = "TRUE";
    defparam DCM_SP_INST.FACTORY_JF = 16'hC080;
88  defparam DCM_SP_INST.PHASE_SHIFT = 0;
    defparam DCM_SP_INST.STARTUP_WAIT = "FALSE";
90 endmodule

```

Listing 6.9: module\_arp.v

```

2  //////////////////////////////////////
  // Copyright 2009 Michel Bieleveld
  //
4  // This file is part of the UDP/IP stack.
  //
6  // The UDP/IP stack is free software: you can redistribute it and/or modify
  // it under the terms of the GNU Lesser General Public License as published by
8  // the Free Software Foundation, either version 3 of the License, or
  // (at your option) any later version.
10 //
12 // The UDP/IP stack is distributed in the hope that it will be useful,
  // but WITHOUT ANY WARRANTY; without even the implied warranty of
  // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
  //
16 // You should have received a copy of the GNU Lesser General Public License
  // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
  //////////////////////////////////////
20
22 `timescale 1ns / 1ps
  module module_arp(
24     input      clk,
    input  [7:0] port_id,

```

```

26     input  [7:0] in_port ,
27     input          write_strobe ,
28     output reg [7:0] out_port
29 );
30
31 //////////////////////////////////////
32 // Instantiate registers
33 //////////////////////////////////////
34 reg [7:0] ip_0 = 8'b00000001;
35 reg [7:0] ip_1 = 8'b00000000;
36 reg [7:0] ip_2 = 8'b00000000;
37 reg [7:0] ip_3 = 8'b00000000;
38
39 reg [7:0] eth_0 = 8'b00000001;
40 reg [7:0] eth_1 = 8'b00000000;
41 reg [7:0] eth_2 = 8'b00000000;
42 reg [7:0] eth_3 = 8'b00000000;
43 reg [7:0] eth_4 = 8'b00000000;
44 reg [7:0] eth_5 = 8'b00000000;
45
46
47 reg [1:0] status_r = 4'b00;
48 reg [1:0] status_r_int = 4'b00;
49 reg [1:0] status_w = 4'b00;
50 reg          status_w_reset = 1'b0;
51
52 wire status_write;
53 wire status_read;
54
55 assign status_write = status_w[0];
56 assign status_read  = status_w[1];
57
58 always @(posedge clk)
59     if (status_write | status_read ) begin
60         status_r <= 4'b00;
61     end else begin
62         status_r <= status_r_int;
63     end
64
65 always @(posedge clk)
66     if (status_w_reset) begin
67         status_w <= 2'b00;
68     end else if (port_id[3:0] == 4'b0000 & write_strobe) begin
69         status_w <= in_port[1:0];
70     end
71
72 always @(posedge clk)
73     if (port_id[3:0] == 4'b0001 & write_strobe)
74         eth_0 <= in_port;
75
76 always @(posedge clk)
77     if (port_id[3:0] == 4'b0010 & write_strobe)
78         eth_1 <= in_port;
79
80 always @(posedge clk)
81     if (port_id[3:0] == 4'b0011 & write_strobe)
82         eth_2 <= in_port;
83
84 always @(posedge clk)
85     if (port_id[3:0] == 4'b0100 & write_strobe)
86         eth_3 <= in_port;
87
88 always @(posedge clk)
89     if (port_id[3:0] == 4'b0101 & write_strobe)
90         eth_4 <= in_port;
91
92 always @(posedge clk)
93     if (port_id[3:0] == 4'b0110 & write_strobe)
94         eth_5 <= in_port;
95
96 always @(posedge clk)
97     if (port_id[3:0] == 4'b0111 & write_strobe)
98         ip_0 <= in_port;
99
100 always @(posedge clk)
101     if (port_id[3:0] == 4'b1000 & write_strobe)
102         ip_1 <= in_port;
103
104 always @(posedge clk)
105     if (port_id[3:0] == 4'b1001 & write_strobe)
106         ip_2 <= in_port;
107
108 always @(posedge clk)
109     if (port_id[3:0] == 4'b1010 & write_strobe)
110         ip_3 <= in_port;

```

```

112 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
114 // Instantiate address counters
115 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
116
117     reg [3:0] read_address_counter = 4'b0000;
118
119     reg read_address_counter_ce = 1'b0;
120     reg write_address_counter_ce = 1'b0;
121     reg read_address_counter_loop = 1'b0;
122     reg read_address_counter_reset = 1'b0;
123     reg read_address_counter_up = 1'b1;
124
125     reg [3:0] compensate = 4'b0000;
126
127     always @(posedge clk)
128     if (read_address_counter_reset | (read_address_counter_ce & ~read_address_counter_up))
129         compensate <= 4'b0000;
130     else if (read_address_counter_ce & read_address_counter_up & ~(compensate[0] & compensate[1]))
131         compensate <= compensate + 1;
132
133     always @(posedge clk)
134     if (read_address_counter_reset) begin
135         read_address_counter <= 0;
136         read_address_counter_loop <= 0;
137     end else if (read_address_counter_ce & read_address_counter_up)
138     {read_address_counter_loop, read_address_counter} <= read_address_counter + 1;
139     else if (read_address_counter_ce)
140         read_address_counter <= read_address_counter - compensate;
141
142     reg [3:0] write_address_counter = 4'b0000;
143
144     always @(posedge clk)
145     if (write_address_counter_ce)
146         write_address_counter <= write_address_counter + 1;
147
148 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
149 // Instantiate distributed ram
150 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
151
152     parameter RAM_WIDTH = 80;
153     parameter RAM_ADDR_BITS = 4;
154
155     reg [RAM_WIDTH-1:0] arp_table [(2**RAM_ADDR_BITS)-1:0];
156
157     wire [RAM_WIDTH-1:0] arp_table_output;
158     wire [RAM_WIDTH-1:0] arp_table_input;
159     reg
160         arp_table_we;
161
162     assign arp_table_input [RAM_WIDTH-1:0] = {eth_5, eth_4, eth_3, eth_2, eth_1, eth_0, ip_3, ip_2, ip_1, ip_0};
163
164     always @(posedge clk)
165     if (arp_table_we)
166         arp_table[write_address_counter] <= arp_table_input;
167
168     assign arp_table_output = arp_table[read_address_counter];
169
170 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
171 // out_port
172 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
173
174     always @(posedge clk)
175     case (port_id [2:0])
176     3'b000: out_port = {4'b0000, status_r, status_w};
177     3'b001: out_port = arp_table_output [39:32];
178     3'b010: out_port = arp_table_output [47:40];
179     3'b011: out_port = arp_table_output [55:48];
180     3'b100: out_port = arp_table_output [63:56];
181     3'b101: out_port = arp_table_output [71:64];
182     3'b110: out_port = arp_table_output [79:72];
183     3'b111: out_port = 8'b01010101;
184     endcase
185
186     always @(port_id [2:0], status_r [1:0], status_w [1:0], arp_table_output [39:32], arp_table_output [47:40],
187         arp_table_output [55:48], arp_table_output [63:56], arp_table_output [71:64], arp_table_output [79:72])
188     case (port_id [2:0])
189     3'b000: out_port = {4'b0000, status_r [1:0], status_w [1:0]};
190     3'b001: out_port = arp_table_output [39:32];
191     3'b010: out_port = arp_table_output [47:40];
192     3'b011: out_port = arp_table_output [55:48];
193     3'b100: out_port = arp_table_output [63:56];
194     3'b101: out_port = arp_table_output [71:64];
195     3'b110: out_port = arp_table_output [79:72];
196     3'b111: out_port = 8'b01010101;
197     endcase
198
199     always @(posedge clk)
200     case (port_id [2:0])

```

```

200         3'b000: out_port = {4'b0000, status_r[1:0], status_w[1:0]};
201         3'b001: out_port = arp_table_output[39:32];
202         3'b010: out_port = arp_table_output[47:40];
203         3'b011: out_port = arp_table_output[55:48];
204         3'b100: out_port = arp_table_output[63:56];
205         3'b101: out_port = arp_table_output[71:64];
206         3'b110: out_port = arp_table_output[79:72];
207         3'b111: out_port = 8'b01010101;
208     endcase
209
210     ////////////////////////////////////////////
211     // Instantiate signals
212     ////////////////////////////////////////////
213
214     reg matching_ip = 1'b0;
215
216     always @(posedge clk)
217     if (arp_table_output[31:0] == {ip_3, ip_2, ip_1, ip_0})
218         matching_ip <= 1'b1;
219     else
220         matching_ip <= 1'b0;
221
222     ////////////////////////////////////////////
223     // Instantiate FSM
224     ////////////////////////////////////////////
225     parameter st_idle = 9'b000000001;
226     parameter st_write = 9'b000000010;
227     parameter st_read = 9'b000000100;
228     parameter st_lookup = 9'b000001000;
229     parameter st_found = 9'b000010000;
230     parameter st_nfound = 9'b000100000;
231     parameter st_nop = 9'b001000000;
232     parameter st_nop2 = 9'b010000000;
233     parameter st_nop3 = 9'b100000000;
234
235     (* FSM_ENCODING="ONE-HOT", SAFE_IMPLEMENTATION="NO" *) reg [8:0] state = st_idle;
236
237     always @(posedge clk)
238     (* FULL_CASE, PARALLEL_CASE *) case (state)
239     st_idle : begin
240         if (status_write)
241             state <= st_write;
242         else if (status_read)
243             state <= st_read;
244         else
245             state <= st_idle;
246         status_w_reset <= 1'b0;
247         arp_table_we <= 1'b0;
248         write_address_counter_ce <= 1'b0;
249         read_address_counter_ce <= 1'b0;
250         read_address_counter_reset <= 1'b0;
251         read_address_counter_up <= 1'b1;
252     end
253     st_write : begin
254         status_w_reset <= 1'b1;
255         arp_table_we <= 1'b1;
256         write_address_counter_ce <= 1'b1;
257         read_address_counter_ce <= 1'b0;
258         read_address_counter_reset <= 1'b0;
259         //read_address_counter_up <= 1'b1;
260         read_address_counter_up <= 1'b0;
261         status_r_int <= 2'b00;
262         state <= st_nop;
263     end
264     st_read : begin
265         if (read_address_counter_loop)
266             state <= st_read;
267         else
268             //state <= st_lookup;
269             state <= st_nop2;
270             status_w_reset <= 1'b1;
271             arp_table_we <= 1'b0;
272             write_address_counter_ce <= 1'b0;
273             read_address_counter_ce <= 1'b0;
274             read_address_counter_reset <= 1'b1;
275             read_address_counter_up <= 1'b1;
276             status_r_int <= 2'b00;
277         end
278     st_lookup : begin
279         if (matching_ip)
280             state <= st_found;
281         else if (read_address_counter_loop)
282             state <= st_nfound;
283         else
284             state <= st_lookup;
285             status_w_reset <= 1'b1;
286             arp_table_we <= 1'b0;

```

```

286         write_address_counter_ce <= 1'b0;
287         read_address_counter_ce <= 1'b1;
288         read_address_counter_reset <= 1'b0;
289         read_address_counter_up <= 1'b1;
290         status_r_int <= 2'b00;
291     end
292     st_found : begin
293         status_w_reset <= 1'b0;
294         arp_table_we <= 1'b0;
295         write_address_counter_ce <= 1'b0;
296         read_address_counter_ce <= 1'b1;
297         read_address_counter_reset <= 1'b0;
298         read_address_counter_up <= 1'b0;
299         status_r_int <= 2'b01;
300         state <= st_idle;
301     end
302     st_nfound : begin
303         status_w_reset <= 1'b0;
304         arp_table_we <= 1'b0;
305         write_address_counter_ce <= 1'b0;
306         read_address_counter_ce <= 1'b0;
307         read_address_counter_reset <= 1'b0;
308         read_address_counter_up <= 1'b1;
309         status_r_int <= 2'b10;
310         state <= st_idle;
311     end
312     st_nop : begin
313         status_w_reset <= 1'b0;
314         arp_table_we <= 1'b0;
315         write_address_counter_ce <= 1'b0;
316         read_address_counter_ce <= 1'b0;
317         read_address_counter_reset <= 1'b0;
318         //read_address_counter_up <= 1'b1;
319         read_address_counter_up <= 1'b0;
320         state <= st_idle;
321     end
322     st_nop2 : begin
323         status_w_reset <= 1'b0;
324         arp_table_we <= 1'b0;
325         write_address_counter_ce <= 1'b0;
326         read_address_counter_ce <= 1'b0;
327         read_address_counter_reset <= 1'b0;
328         read_address_counter_up <= 1'b0;
329         status_r_int <= 2'b00;
330         state <= st_nop3;
331     end
332     st_nop3 : begin
333         status_w_reset <= 1'b0;
334         arp_table_we <= 1'b0;
335         write_address_counter_ce <= 1'b0;
336         read_address_counter_ce <= 1'b0;
337         read_address_counter_reset <= 1'b0;
338         read_address_counter_up <= 1'b0;
339         status_r_int <= 2'b00;
340         state <= st_lookup;
341     end
342 endcase
343 endmodule

```

Listing 6.10: pip.v

```

1  //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
2  // Copyright 2009 Michel Bieleveld
3  //
4  // This file is part of the UDP/IP stack.
5  //
6  // The UDP/IP stack is free software: you can redistribute it and/or modify
7  // it under the terms of the GNU Lesser General Public License as published by
8  // the Free Software Foundation, either version 3 of the License, or
9  // (at your option) any later version.
10 //
11 // The UDP/IP stack is distributed in the hope that it will be useful,
12 // but WITHOUT ANY WARRANTY; without even the implied warranty of
13 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
15 //
16 // You should have received a copy of the GNU Lesser General Public License
17 // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
19 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
20
21 `timescale 1ns / 1ps
22 module pip(

```

```

23      input          clk_50mhz ,
24      input          LOCKED_OUT,
25      input          E_RX_CLK ,
26      input          E_TX_CLK ,
27      output         E_TX_ERR ,
28      output         E_TX_EN ,
29      output [7:0]   E_TXD ,
30      input          E_RX_ERR ,
31      input          E_RX_DV ,
32      input [7:0]   E_RXD ,
33      input          E_CRD ,
34      input          E_COL ,
35      inout          E_MDIO ,
36      output         E_MDC ,
37
38      // DCM
39      output          reset ,
40      input           reset_app ,
41
42      // Application Interface tx
43      output [15:0]   pip_tx_address ,
44      input  [7:0]    pip_tx_data ,
45
46      output [15:0]   pip_rx_address ,
47      output [7:0]    pip_rx_data ,
48      output          pip_rx_we ,
49
50      output          pip_new_frame ,
51
52      input  [7:0]    pip_command_data ,
53      input  [7:0]    pip_command_address ,
54      input          pip_command_wr_en ,
55
56      input          pip_result_rd_en ,
57      input  [7:0]    pip_result_address ,
58      output reg [7:0] pip_result_data
59
60  );
61
62  // wires for picoblaze
63  reg [7:0] out_port;
64  reg [7:0] port_id;
65
66  wire [17:0] instruction ;
67  wire [9:0]  address ;
68  wire [7:0]  port_id_int;
69  wire [7:0]  out_port_int;
70  reg [7:0]   in_port = 8'b00000000;
71  wire       proc_reset ;
72  wire       read_strobe;
73  wire       write_strobe;
74
75  reg [7:0]   input_mac;
76  reg [7:0]   input_registers;
77
78  // copy
79  wire [7:0]   copy_data_out;
80  wire [15:0]  copy_to_address;
81  wire         copy_to_we;
82  wire         copy_last_byte;
83
84  wire [7:0]   copy_data_out_rx;
85  wire [15:0]  copy_from_address_rx;
86
87  // crc
88  wire [7:0]   crc_data_out;
89  wire [15:0]  crc_address;
90  wire         wr_crc;
91  reg          cs_crc;
92
93  // arp
94  reg          cs_copy;
95  wire         wr_copy;
96  reg          cs_copy_rx;
97  wire         wr_copy_rx;
98
99  // command interface
101 reg [7:0]   pip_command_data_out;
102 wire       pip_command_rd_en;
103 reg        pip_command_cs;
104 reg        pip_result_cs;
105
106 // wires for arp module
107 reg        cs_arp;
108 wire       wr_arp;
109 wire [7:0]  arp_out_port;

```

```

111 // reset for picoblaze when dcm is ready and/or jtag memory is programmed
112 assign      proc_reset = reset | !LOCKED_OUT | reset_app;
113
114 // mac signals
115
116 // mac_sfr
117 // 7 Mac reset
118 // 6 READBUFFER (0 = Read RX buffer, 1 = Read TX buffer)
119 // 5 Send (sends packet)
120 // 4 EOP (End of packet)
121 // 3 addr[10]
122 // 2 addr[9]
123 // 1 addr[8]
124 // 0 addr[7]
125
126 reg [10:0]      mac_address;
127 wire [7:0]      mac_status_port;
128 reg [7:0]      tx_mac_data;
129 wire [7:0]      copy_to_data;
130 wire [7:0]      Tx_mac_data_rd;
131 wire [7:0]      Rx_mac_data;
132 wire [7:0]      Rx_mac_packet_status;
133 wire           Rx_mac_packet_ready;
134 wire           Tx_mac_packet_ready;
135 wire           Tx_mac_top_half;
136 wire           Tx_mac_eop_bit;
137 wire           mac_reset;
138 wire           Tx_mac_send;
139 reg            Tx_mac_write;
140 wire           MAC_Host_CSB;
141
142 reg            Tx_mac_eop_bit_d;
143 reg [7:0]      mac_sfr = 8'b00000000;
144 reg [7:0]      mac_sfr2 = 8'b00000000;
145 reg [7:0]      module_sfr = 8'b00000000;
146 reg           cs_rx_mac;
147
148 assign         Tx_mac_top_half = mac_sfr2[0];
149 assign         pip_new_frame = mac_sfr2[1];
150
151 assign         mac_reset = mac_sfr[7];
152 assign         Tx_mac_send = mac_sfr[5];
153 assign         Tx_mac_is_last_byte = mac_sfr[4] | copy_last_byte;
154
155 // wire [35:0] CONTROL0;
156 //
157 // scope instance_scope (
158 //     .CONTROL0(CONTROL0)
159 // );
160 //
161 // scope_ila instance_ila (
162 //     .CONTROL(CONTROL0),
163 //     .CLK(clk_50mhz),
164 //     .TRIG0(address)
165 // );
166 //
167 always @(posedge clk_50mhz)
168     if (read_strobe & !port_id_int[7])
169         Tx_mac_eop_bit_d <= Tx_mac_eop_bit;
170
171 assign         MAC_Host_CSB = 1'b1;
172
173 assign         mac_status_port = {Tx_mac_packet_ready, Tx_mac_eop_bit_d, 5'b00000, Rx_mac_packet_ready};
174
175 always @(module_sfr, port_id_int[7], write_strobe, copy_to_we)
176     case (module_sfr[1:0])
177         2'b00: Tx_mac_write = (!port_id_int[7] & write_strobe);
178         2'b01: Tx_mac_write = copy_to_we;
179         2'b10: Tx_mac_write = 1'b0;
180         2'b11: Tx_mac_write = 1'b0;
181     endcase
182
183 always @(module_sfr, out_port_int, copy_to_data)
184     case (module_sfr[1:0])
185         2'b00: tx_mac_data = out_port_int;
186         2'b01: tx_mac_data = copy_to_data;
187         2'b10: tx_mac_data = out_port_int;
188         2'b11: tx_mac_data = out_port_int;
189     endcase
190
191 always @(module_sfr, mac_sfr[3:0], port_id_int[6:0], copy_to_address, crc_address, copy_from_address_rx)
192     case (module_sfr[1:0])
193         2'b00: mac_address = {mac_sfr[3:0], port_id_int[6:0]};
194         2'b01: mac_address = copy_to_address[10:0];
195         2'b10: mac_address = crc_address[10:0];

```

```

197         2'b11: mac_address = copy_from_address_rx[10:0];
198     endcase
199
200     MAC_top instance_mac (
201         .Reset(mac_reset), //
202         .Clk_125M(),
203         .Clk_user(clk_50mhz), //
204         .Clk_reg(clk_50mhz), //
205         .Clk_mem(clk_50mhz), //
206         .Speed(Speed),
207         .Rx_mac_packet_ready(Rx_mac_packet_ready), //
208         .Rx_mac_get_packet(Rx_mac_get_packet),
209         .Rx_mac_addr(mac_address), //
210         .Rx_mac_data(Rx_mac_data), //
211         .Rx_mac_packet_status(Rx_mac_packet_status), //
212         .Tx_mac_addr(mac_address), //
213         .Tx_mac_data(tx_mac_data), //
214         .Tx_mac_data_rd(Tx_mac_data_rd), //
215         .Tx_mac_write(Tx_mac_write), //
216         .Tx_mac_send(Tx_mac_send), //
217         .Tx_mac_is_last_byte(Tx_mac_is_last_byte), //
218         .Tx_mac_top_half(Tx_mac_top_half),
219         .Tx_mac_packet_ready(Tx_mac_packet_ready), //
220         .TX_mac_eop_bit(Tx_mac_eop_bit), //
221         .Gtx_clk(Gtx_clk),
222         .Rx_clk(ERX_CLK), //
223         .Tx_clk(ETX_CLK), //
224         .Tx_er(ETX_ERR), //
225         .Tx_en(ETX_EN), //
226         .Txd(ETXD), //
227         .Rx_er(ERX_ERR), //
228         .Rx_dv(ERX_DV), //
229         .Rxd(ERXD), //
230         .Crs(ERC_S), //
231         .Col(ERC_COL), //
232         .CSB(MAC_Host_CSB), //
233         .WRB(), //
234         .CD_in(), //
235         .CD_out(), //
236         .CA(), //
237         .Mdio(EMDIO), //
238         .Mdc(EMDC) //
239     );
240
241     reg [7:0] command_arguments [15:0];
242
243     always @(posedge clk_50mhz)
244         if (pip_command_wr_en)
245             command_arguments[pip_command_address[3:0]] <= pip_command_data;
246
247     //assign pip_command_data_out = command_arguments[port_id_int[3:0]];
248     always @(posedge clk_50mhz)
249         pip_command_data_out <= command_arguments[port_id_int[3:0]];
250
251     reg [7:0] result_arguments [15:0];
252
253     always @(posedge clk_50mhz)
254         if (write_strobe & (port_id_int[7:4] == 4'b1001))
255             result_arguments[port_id_int[3:0]] <= out_port_int;
256
257     always @(posedge clk_50mhz)
258         pip_result_data <= result_arguments[pip_result_address[3:0]];
259
260     //assign pip_result_data = result_arguments[pip_result_address[3:0]];
261
262
263
264     app_picoblaze_rom (
265         .address(address),
266         .instruction(instruction),
267         // .proc_reset(reset),
268         .clk(clk_50mhz)
269     );
270
271
272
273     module_arp instance_arp (
274         .clk(clk_50mhz),
275         .port_id(port_id_int),
276         .in_port(out_port_int),
277         .write_strobe(wr_arp),
278         .out_port(arp_out_port)
279     );
280
281     copy_instance_copy_tx (
282         .clk(clk_50mhz),

```

```

285     .copy_from_address(pip_tx_address),
        .copy_from_data(pip_tx_data),
287     .copy_to_address(copy_to_address),
        .copy_to_we(copy_to_we),
        .copy_to_data(copy_to_data),
289     .last_byte(copy_last_byte),
        .reg_address(port_id_int),
291     .reg_we(wr_copy),
        .reg_data_in(out_port_int),
293     .reg_data_out(copy_data_out)
    );
295
297 copy_rx instance_copy_rx (
        .clk(clk_50mhz),
        .copy_from_address(copy_from_address_rx),
299     .copy_from_data(Rx_mac_data),
        .copy_to_address(pip_rx_address),
301     .copy_to_we(pip_rx_we),
        .copy_to_data(pip_rx_data),
303     .last_byte(),
        .reg_address(port_id_int),
305     .reg_we(wr_copy_rx),
        .reg_data_in(out_port_int),
307     .reg_data_out(copy_data_out_rx)
    );
309
311
313 crc_8bit inst_crc_tx (
        .clk(clk_50mhz),
        .address(crc_address),
315     .data_in(Tx_mac_data_rd),
        .reg_address(port_id), // port_id_int
317     .reg_data_in(out_port_int),
        .reg_we(wr_crc),
319     .reg_data_out(crc_data_out)
    );
321
323 /*
    address      write      read
325 0 XXXXXXX      rx_buffer   tx_buffer   mac_sfr[6] = 0
    0 XXXXXXX      tx_buffer   tx_buffer   mac_sfr[6] = 1
327
    1 0010 000 90      result_data   command_data
    1 0010 001 91      result_arg     command_arg
329 1 0010 010 92      result_arg     command_arg
    .
331 1 0011 111 9F      result_arg     command_arg
333
335 1 0100 000 A0      start_copy_rx   status
    1 0100 001 A1      from_address_l  status
337 1 0100 010 A2      from_address_h  status
    1 0100 011 A3      length_l       status
339 1 0100 100 A4      length_h       status
    1 0100 101 A5      to_address_l    status
341 1 0100 110 A6      to_address_h    status
343
    1 0110 000 B0      start_crc      status
    1 0110 001 B1      address_l      crc_l
345 1 0110 010 B2      address_h      crc_h
    1 0110 011 B3      length_l      0
347 1 0110 100 B4      length_h      0
349
    1 0111 000 B8      module_sfr     module_sfr
    0 mac
351 1 copy
    2 crc
353
    1 1000 000 C0      start_copy     status
355 1 1000 001 C1      from_address_l  status
    1 1000 010 C2      from_address_h  status
357 1 1000 011 C3      length_l       status
    1 1000 100 C4      length_h       status
359 1 1000 101 C5      to_address_l    status
    1 1000 110 C6      to_address_h    status
361
    1 1001 000 C8      mac_status_port
363
    1 1010 000 D0      Rx_mac_packet_status Rx_mac_get_packet
365 // Rx_mac_packet_status = {Rx_mac_eop, Rx_mac_sop, Rx_mac_get_packet, Rx_mac_ra, state[3:0]};
367 1 1011 000 D8      mac_sfr         mac_sfr
369
    1 110 0000 E0      arp_status     arp_status
    1 110 0001 E1      arp_eth0      arp_eth0

```

```

371 1 110 0010 E2 arp-eth1 arp-eth1
372 1 110 0011 E3 arp-eth2 arp-eth2
373 1 110 0100 E4 arp-eth3 arp-eth3
374 1 110 0101 E5 arp-eth4 arp-eth4
375 1 110 0110 E6 arp-eth5 arp-eth5
376 1 110 0111 E7 arp-ip0
377 1 110 1000 E8 arp-ip1
378 1 110 1001 E9 arp-ip2
379 1 110 1010 EA arp-ip3

381 1 1110 000 F0
382 1 1111 000 F8 mac_sfr2 mac_sfr2
383
385 */
387
389
390 kcp3m3 picoblaze (
391     .address(address),
392     .instruction(instruction),
393     .port_id(port_id_int),
394     .write_strobe(write_strobe),
395     .out_port(out_port_int),
396     .read_strobe(read_strobe),
397     .in_port(in_port),
398     .interrupt(Tx_mac_packet_ready),
399     .interrupt_ack(interrupt_ack),
400     .reset(proc_reset),
401     .clk(clk_50mhz)
402 );
403
404 // pipeline output decoding logic
405
406 always @(posedge clk_50mhz) begin
407     out_port <= out_port_int;
408     port_id <= port_id_int;
409 end
410
411 // for copy
412 always @(posedge clk_50mhz) begin
413     if (port_id_int[7:3] == 5'b11000) begin
414         cs_copy <= 1'b1;
415     end else begin
416         cs_copy <= 1'b0;
417     end
418 end
419
420 assign wr_copy = cs_copy & write_strobe;
421
422 // for copy-rx
423 always @(posedge clk_50mhz) begin
424     if (port_id_int[7:3] == 5'b10100) begin
425         cs_copy_rx <= 1'b1;
426     end else begin
427         cs_copy_rx <= 1'b0;
428     end
429 end
430
431 assign wr_copy_rx = cs_copy_rx & write_strobe;
432
433
434 // for crc
435 always @(posedge clk_50mhz) begin
436     if (port_id_int[7:3] == 5'b10110) begin
437         cs_crc <= 1'b1;
438     end else begin
439         cs_crc <= 1'b0;
440     end
441 end
442
443 assign wr_crc = cs_crc & write_strobe;
444
445 // for result interface
446 always @(posedge clk_50mhz) begin
447     if (port_id_int[7:4] == 4'b1001) begin
448         pip_result_cs <= 1'b1;
449     end else begin
450         pip_result_cs <= 1'b0;
451     end
452 end
453
454 assign pip_result_wr_en = pip_result_cs & write_strobe;
455
456 // for command interface
457 always @(posedge clk_50mhz) begin

```

```

459         if (port_id_int[7:4] == 4'b1001) begin
            pip_command_cs <= 1'b1;
        end else begin
461             pip_command_cs <= 1'b0;
        end
463     end

465     assign pip_command_rd.en = pip_command_cs & read_strobe;

467     // for arp
    always @(posedge clk_50mhz) begin
469         if (port_id_int[7:4] == 4'b1110) begin
            cs_arp <= 1'b1;
471             end else begin
                cs_arp <= 1'b0;
473             end
        end
475     assign wr_arp = cs_arp & write_strobe;

477     // for mac_sfr
    always @(posedge clk_50mhz) begin
479         if ((port_id_int[7:3] == 5'b11011) & write_strobe) begin
481             mac_sfr <= out_port;
        end
483     end

485     // for mac_sfr2
    always @(posedge clk_50mhz) begin
487         if ((port_id_int[7:3] == 5'b11111) & write_strobe) begin
489             mac_sfr2 <= out_port;
        end
491     end

493     // for module_sfr
    always @(posedge clk_50mhz) begin
495         if ((port_id_int[7:3] == 5'b10111) & write_strobe) begin
497             module_sfr <= out_port;
        end
499     end

501     // to get next packet
    always @(posedge clk_50mhz) begin
503         if (port_id_int[7:3] == 5'b11010) begin
            cs_rx_mac <= 1'b1;
505             end else begin
                cs_rx_mac <= 1'b0;
507             end
        end
509     assign Rx_mac_get_packet = cs_rx_mac & write_strobe;

511     // pipeline input decoding logic
513     //always @(posedge clk_50mhz)
    //always @(port_id_int[7], mac_sfr[6], Rx_mac_data, Tx_mac_data_rd, input_registers)
    //    case ({port_id_int[7], mac_sfr[6]})
517     always @(port_id[7], mac_sfr[6], Rx_mac_data, Tx_mac_data_rd, input_registers)
        case ({port_id[7], mac_sfr[6]})
519             2'b00: in_port = Rx_mac_data;
            2'b01: in_port = Tx_mac_data_rd;
521             2'b10: in_port = input_registers;
            2'b11: in_port = input_registers;
523         endcase

525     //always @(port_id_int[6:3], mac_status_port, Rx_mac_packet_status, mac_sfr, arp_out_port, module_sfr, crc_data_out, copy_data_out)
    //    case (port_id_int[6:3])
527     always @(port_id[6:3], mac_status_port, Rx_mac_packet_status, mac_sfr, arp_out_port, module_sfr, crc_data_out, copy_data_out)
        case (port_id[6:3])
529             4'b0000: input_registers = 8'b00000000;
            4'b0001: input_registers = 8'b00000000;
531             4'b0010: input_registers = pip_command_data_out;
            4'b0011: input_registers = pip_command_data_out;
533             4'b0100: input_registers = copy_data_out_rx;
            4'b0101: input_registers = 8'b00000000;
535             4'b0110: input_registers = crc_data_out;
            4'b0111: input_registers = module_sfr;
537             4'b1000: input_registers = copy_data_out;
            4'b1001: input_registers = mac_status_port;
539             4'b1010: input_registers = Rx_mac_packet_status;
            4'b1011: input_registers = mac_sfr;
541             4'b1100: input_registers = arp_out_port;
            4'b1101: input_registers = arp_out_port;
543             4'b1110: input_registers = 8'b00000000;
        endcase
    end

```

Listing 6.11: rx\_packet.v

[illegible]

```

165 .WEA(1'b0),          // Port A Write Enable Input
166 .WEB(web)            // Port B Write Enable Input
167 );
168 // End of RAMB16_S9_S36_inst instantiation
169
170 always @(posedge clk)
171   if (counter_addrb_reset)
172     counter_addrb <= 0;
173   else if (counter_addrb_ce)
174     counter_addrb <= counter_addrb + 1;
175
176 //
177 assign web          = Rx_mac_pa;
178 assign counter_addrb_ce = Rx_mac_pa;
179 assign counter_addrb_reset = Rx_mac_eop;
180
181 parameter st_wait      = 6'b000001;
182 parameter st_startup  = 6'b000010;
183 parameter st_read     = 6'b000100;
184 parameter st_fetch    = 6'b001000;
185 parameter st_finished = 6'b010000;
186 parameter st_newpacket = 6'b100000;
187
188
189
190 (* FSM_ENCODING="ONE-HOT", SAFE_IMPLEMENTATION="NO" *) reg [5:0] state = st_wait;
191
192 assign Rx_mac_packet_status = {Rx_mac_eop, Rx_mac_sop, Rx_mac_get_packet, Rx_mac_ra, state[3:0]};
193
194 always@(posedge clk)
195   (* FULL_CASE, PARALLEL_CASE *) case (state)
196   st_wait : begin
197     if (Rx_mac_get_packet)
198       state <= st_startup;
199     else
200       state <= st_wait;
201     Rx_mac_packet_ready <= 1'b0;
202     Rx_mac_rd <= 1'b0;
203   end
204   st_startup : begin
205     if (Rx_mac_ra)
206       state <= st_read;
207     else
208       state <= st_startup;
209     Rx_mac_packet_ready <= 1'b0;
210     Rx_mac_rd <= 1'b0;
211   end
212   st_read : begin
213     if (Rx_mac_eop)
214       state <= st_finished;
215     else if (!Rx_mac_ra)
216       state <= st_startup;
217     else
218       state <= st_read;
219     Rx_mac_packet_ready <= 1'b0;
220     Rx_mac_rd <= 1'b1;
221   end
222   st_finished : begin
223     if (Rx_mac_get_packet & Rx_mac_eop)
224       state <= st_newpacket;
225     else if (Rx_mac_get_packet)
226       state <= st_startup;
227     else
228       state <= st_finished;
229     Rx_mac_packet_ready <= 1'b1;
230     Rx_mac_rd <= 1'b0;
231   end
232   st_newpacket : begin
233     if (!Rx_mac_ra)
234       state <= st_startup;
235     else
236       state <= st_read;
237     Rx_mac_packet_ready <= 1'b0;
238     Rx_mac_rd <= 1'b1;
239   end
240 endcase
241
242 endmodule

```

Listing 6.12: top.v

```

1  //////////////////////////////////////
2  // Copyright 2009 Michel Bieleveld (michel@zifnab.com)
3  //
4  // This file is part of the UDP/IP stack.
5  //
6  // The UDP/IP stack is free software: you can redistribute it and/or modify
7  // it under the terms of the GNU Lesser General Public License as published by
8  // the Free Software Foundation, either version 3 of the License, or
9  // (at your option) any later version.
10 //
11 // The UDP/IP stack is distributed in the hope that it will be useful,
12 // but WITHOUT ANY WARRANTY; without even the implied warranty of
13 // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 // GNU Lesser General Public License for more details.
15 //
16 // You should have received a copy of the GNU Lesser General Public License
17 // along with the UDP/IP stack. If not, see <http://www.gnu.org/licenses/>.
18 //
19 //////////////////////////////////////
20
21 `timescale 1ns / 1ps
22 module top(
23     input          clk_50mhz_outside ,
24     output         RS232_DTE_TXD ,
25     input          RS232_DTE_RXD ,
26     input          ERX_CLK ,
27     input          ETX_CLK ,
28     output         ETX_ERR ,
29     output         ETX_EN ,
30     output [7:0]   ETXD ,
31     input          ERX_ERR ,
32     input          ERX_DV ,
33     input [7:0]    ERXD ,
34     input          E_CRS ,
35     input          E_COL ,
36     inout          E_MDIO ,
37     output         E_MDC ,
38     output         strataflash_oe ,
39     output         strataflash_ce ,
40     output         strataflash_we ,
41     output         lcd_rs ,
42     output         lcd_rw ,
43     output         lcd_e ,
44     inout [7:4]    lcd_d
45 );
46
47
48 assign strataflash_oe = 1'b1;
49 assign strataflash_ce = 1'b1;
50 assign strataflash_we = 1'b1;
51
52
53 wire [3:0] lcd_output_data , lcd_input_data;
54 wire      lcd_rw_control , lcd_drive;
55
56 assign lcd_d[7:4] = (~lcd_rw_control & lcd_drive) ? lcd_output_data : 4'hz;
57 assign lcd_rw      = (lcd_rw_control & lcd_drive);
58 assign lcd_input_data = lcd_d[7:4];
59
60
61 // global clocks
62 wire      clk_50mhz;
63 wire      LOCKED_OUT;
64 wire      reset;
65
66 // pip interface
67 wire [15:0] pip_tx_address;
68 wire [7:0]  pip_tx_data;
69 wire [15:0] pip_rx_address;
70 wire [7:0]  pip_rx_data;
71 wire [7:0]  pip_command_data;
72 wire [7:0]  pip_command_address;
73 wire [7:0]  pip_result_address;
74 wire [7:0]  pip_result_data;
75
76
77 dcma_instance_dcm (
78     .CLKIN_IN(clk_50mhz_outside),
79     .RST_IN(reset),
80     .CLKFX_OUT(clk_50mhz),
81     .CLKIN_IBUFG_OUT(CLKIN_IBUFG_OUT),
82     .CLK0_OUT(),
83     .CLK2X_OUT(),
84     .LOCKED_OUT(LOCKED_OUT)
85 );

```

```

87     );
88     // Instantiate the module
89     pip_instance_pip (
90         .clk_50mhz (clk_50mhz),
91         .LOCKED_OUT (LOCKED_OUT),
92         .E_RX_CLK (E_RX_CLK),
93         .E_TX_CLK (E_TX_CLK),
94         .E_TX_ERR (E_TX_ERR),
95         .E_TX_EN (E_TX_EN),
96         .E_TXD (E_TXD),
97         .E_RX_ERR (E_RX_ERR),
98         .E_RX_DV (E_RX_DV),
99         .E_RXD (E_RXD),
100        .E_CRS (E_CRS),
101        .E_COL (E_COL),
102        .E_MDIO (E_MDIO),
103        .E_MDC (E_MDC),
104
105        // DCM
106        .reset (reset),
107        .reset_app (reset_app),
108
109        // Application Interface
110        .pip_new_frame (pip_new_frame),
111        .pip_tx_address (pip_tx_address),
112        .pip_tx_data (pip_tx_data),
113        .pip_rx_address (pip_rx_address),
114        .pip_rx_data (pip_rx_data),
115        .pip_rx_we (pip_rx_we),
116
117        .pip_command_data (pip_command_data),
118        .pip_command_wr_en (pip_command_wr_en),
119        .pip_command_address (pip_command_address),
120
121        .pip_result_rd_en (pip_result_rd_en),
122        .pip_result_address (pip_result_address),
123        .pip_result_data (pip_result_data)
124    );
125
126    application_instance_app (
127        .pip_address (pip_tx_address [10:0]),
128        .pip_data (pip_tx_data),
129        .pip_address_rx (pip_rx_address [10:0]),
130        .pip_data_rx (pip_rx_data),
131        .pip_wr_rx (pip_rx_we),
132        .pip_enable (pip_tx_address [15]),
133        .pip_new_frame (pip_new_frame),
134        .pip_command_data (pip_command_data),
135        .pip_command_wr_en (pip_command_wr_en),
136        .pip_command_address (pip_command_address),
137        .pip_result_rd_en (pip_result_rd_en),
138        .pip_result_address (pip_result_address),
139        .pip_result_data (pip_result_data),
140        .clk_50mhz (clk_50mhz),
141        .RS232_DTE_TXD (RS232_DTE_TXD),
142        .RS232_DTE_RXD (RS232_DTE_RXD),
143        .reset (reset),
144        .reset_app (reset_app),
145        .lcd_rw_control (lcd_rw_control),
146        .lcd_drive (lcd_drive),
147        .lcd_output_data (lcd_output_data),
148        .lcd_input_data (lcd_input_data),
149        .lcd_rs (lcd_rs),
150        .lcd_e (lcd_e)
151    );
152
153 endmodule

```

Listing 6.13: top\_tf.v

```

2  `timescale 1ns / 1ps
3
4  //////////////////////////////////////
5  // Company:
6  // Engineer:
7  //
8  // Create Date:    15:58:34 02/15/2009
9  // Design Name:    top
10 // Module Name:    C:/NoSpace/final_from_scratch/thesis/top_tf.v
11 // Project Name:   thesis
12 // Target Device:
13 // Tool versions:
14 // Description:

```

```

14 //
15 // Verilog Test Fixture created by ISE for module: top
16 //
17 // Dependencies:
18 //
19 // Revision:
20 // Revision 0.01 - File Created
21 // Additional Comments:
22 //
23 ///////////////////////////////////////////////////////////////////
24 module top_tf;
25
26     // Inputs
27     reg clk_50mhz_outside;
28     reg RS232_DCE_RXD;
29     reg RS232_DTE_RXD;
30
31     // Outputs
32     wire RS232_DCE_TXD;
33     wire RS232_DTE_TXD;
34
35     // Instantiate the Unit Under Test (UUT)
36     top uut (
37         .clk_50mhz_outside(clk_50mhz_outside),
38         .RS232_DCE_TXD(RS232_DCE_TXD),
39         .RS232_DCE_RXD(RS232_DCE_RXD),
40         .RS232_DTE_TXD(RS232_DTE_TXD),
41         .RS232_DTE_RXD(RS232_DTE_RXD)
42     );
43
44     initial begin
45         clk_50mhz_outside = 0;
46         forever #20 clk_50mhz_outside = ~clk_50mhz_outside;
47     end
48
49     initial begin
50         // Initialize Inputs
51
52         RS232_DCE_RXD = 0;
53         RS232_DTE_RXD = 0;
54
55         // Wait 100 ns for global reset to finish
56         #100;
57
58         // Add stimulus here
59
60     end
61 end
62 endmodule

```

Listing 6.14: tx\_packet.v

```

1 //timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 10:45:06 07/16/2007
7 // Design Name:
8 // Module Name: tx_packet
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module tx_packet(
22     input clk,
23     input clk_mem,
24     input reset,
25     //user interface
26     input [10:0] Tx_mac_addr,
27     input [7:0] Tx_mac_data,
28     output [7:0] Tx_mac_data_rd,
29     output TX_mac_eop_bit,
30     input Tx_mac_write,
31     input Tx_mac_send,
32     input Tx_mac_is_last_byte,

```

```

34 input      Tx_mac_top_half,
output reg   Tx_mac_packet_ready,
           //internal interface
36 input      Tx_mac_wa,
output reg   Tx_mac_wr,
38 output reg [31:0] Tx_mac_data_int,
output reg   [1:0] Tx_mac_BE,
40 output     Tx_mac_sop,
output reg   Tx_mac_eop
42 );

44
46 wire [3:0] eop_byte;
46 wire [31:0] Dout;
reg      Tx_mac_sop_delay [2:0];
48 reg      Tx_mac_sop_delay_in = 0;
reg [8:0] mem_addr = 0;
50 reg      mem_addr_reset = 0;
reg      mem_addr_count = 0;
52 reg      Tx_mac_wr_ = 0;

54 reg      top_half_internal = 0;

56 always @(posedge clk)
    if (eop_byte[3] | eop_byte[2] | eop_byte[1] | eop_byte[0])
58         top_half_internal <= 1'b0;
    else if (Tx_mac_top_half)
60         top_half_internal <= 1'b1;

62 always @(posedge clk)
    if (mem_addr_reset)
64         mem_addr <= {top_half_internal, 8'b00000000};
    //mem_addr <= 0;
66     else if (mem_addr_count)
        mem_addr <= mem_addr + 1;
68
68 always @(posedge clk)
70     Tx_mac_eop <= eop_byte[3] | eop_byte[2] | eop_byte[1] | eop_byte[0];

72 always @(posedge clk)
    case (eop_byte)
74         4'b0001: Tx_mac_BE <= 2'b01; // 01
74         4'b0010: Tx_mac_BE <= 2'b10; // 10
76         4'b0100: Tx_mac_BE <= 2'b11; // 11
76         4'b1000: Tx_mac_BE <= 2'b00; // 00
78         default: Tx_mac_BE <= 2'b00;
    endcase
80
80 always @(posedge clk)
82     Tx_mac_data_int <= {Dout[7:0], Dout[15:8], Dout[23:16], Dout[31:24]};

84
84 SRL16 #(
86     .INIT(16'h0000)
86 ) SRL16_inst (
88     .Q(Tx_mac_sop),
88     .A0(1'b0),
90     .A1(1'b0),
90     .A2(1'b1),
92     .A3(1'b0),
92     .CLK(clk),
94     .D(Tx_mac_sop_delay_in)
94 );
96
96 parameter st_finish = 8'b00000001;
98 parameter st_startup = 8'b00000010;
98 parameter st_initmem = 8'b00000100;
100 parameter st_send = 8'b00001000;
100 parameter st_wait = 8'b00010000;
102

104 (* FSM_ENCODING="ONE-HOT", SAFE_IMPLEMENTATION="NO" *) reg [7:0] state = st_finish;
106
108 always@(posedge clk)
    (* FULLCASE, PARALLEL_CASE *) case (state)
110         st_finish : begin
            if (Tx_mac_send)
112                 state <= st_startup;
            else
114                 state <= st_finish;
            Tx_mac_wr <= 1'b0;
116             Tx_mac_sop_delay_in <= 1'b1;
            Tx_mac_packet_ready <= 1'b1;
118             mem_addr_reset <= 1'b1;
            mem_addr_count <= 1'b0;

```

[illegible]

endmodule