Power RF-DAC

Power RF-DAC: The Design of a LDMOS Class-E SMPA DRAC with a CMOS Driver

Bootsman, R.J. (TU Delft Electrical Engineering, Mathematics and Computer Science)

de Vreede, L.C.N. (mentor)
McCune, E.W. (mentor)
Alavi, S.M. (mentor)
Hashemi, M. (mentor)

Delft University of Technology

2018-01-30

Recent years have seen an exponential growth in required wireless data capacity. This exponential growth is expected to continue, while it is unsustainable if the power consumption associated with it will grow at the same rate. This calls for better power efficiency, which can usually be found in polar power amplifier architectures. This thesis focuses on the feasibility of a power RF-DAC, with as main focus to seek improvement in power efficiency. As all information up to the RF output is in the digital domain the design will be frequency agile, meaning that operation frequency is only dependent on the external matching network.
As starting point an existing LDMOS technology is considered to implement a power Digital-to-RF-Amplitude Converter (DRAC) with a dedicated CMOS driver. As first demonstrator these two chips could be connected using flip-chip bonding. The proposed combination allows a maximum operation frequency of 3 GHz, providing a peak fundamental output power of 16,6 W with a drain efficiency of 64,4 % at the maximum operation frequency. Since the CMOS driver operates in Class-D a significantly lower average driver power consumption is expected compared to an analog system where a Class-A or Class-AB predriver would be used. This promising concept can change the way how future transmitters could be constructed. In conclusion a performance outlook will be given if a dedicated high power silicon technology that can feature the CMOS drivers would be available for 4G/5G applications.

http://resolver.tudelft.nl/uuid:4c06e811-76be-4f52-aec3-4a8ef14c58f2

2021-12-31

Student theses

master thesis

© 2018 R.J. Bootsman