Thermal Expansion and Aging Effects in Neuromorphic Signal Processor

Zjajo, A.; Leuken, R. van

DOI
10.1109/inec.2016.7589259

Publication date
2016

Document Version
Accepted author manuscript

Published in
2016 IEEE International Nanoelectronics Conference (INEC)

Citation (APA)
https://doi.org/10.1109/inec.2016.7589259

Important note
To cite this publication, please use the final published version (if applicable).
Please check the document version above.
Abstract—In this paper, we propose an efficient methodology based on a real-time estimator and predictor-corrector scheme for accurate thermal expansion profile and aging estimation of a neuromorphic signal processor circuit components. As the experimental results indicate, for comparable mesh size, the proposed method is 1–2 order of magnitude more accurate than corresponding, generalized finite element method.

I. INTRODUCTION

Neuromorphic signal processing circuits are implemented on optimized, special purpose hardware, which can provide direct one-to-one mapping and low instruction execution redundancy [1]. Accurate computation of temperature at the length-scales of devices and interconnects in neuromorphic circuits requires the development of an analytical model for heat transport, and a detailed accounting of the heat flow from the power-sources through the nanometer-scale layout within the processor. Existing thermal-simulation methodologies, such as the ones based on finite-difference time domain [2], the image method [3], green function [4], or mesh based methods [5], when applied to a full-chip reduce the computational complexity by homogenizing the materials within a layer, limiting the extent of an eigenfunction expansion, or ignoring sources' proximity to boundaries. These simplifications render their results less accurate at fine length-scales, on wires, vias, or individual transistors.

In this paper, we propose efficient methodology for accurate thermal expansion and aging estimation of a neuromorphic circuits components on a nanometer-scale. Due to the different thermal expansions coefficients of materials which form the neuromorphic circuits, repetitive thermal cycling occurred cause time and stress dependent drift of device characteristics, and subsequently, their thermal resistance, which may be a key indicator for condition monitoring and control. In the proposed method, this indicator actively adapt the predictor-corrector scheme, which provide both, steady-state and transient temperature expansion profiles even for geometrically complicated physical structures.

II. THERMAL EXPANSION AND AGING EFFECTS IN A NEUROMORPHIC PROCESSOR

The structure of the neuromorphic core (Figure 1) [6] implemented in 65 nm CMOS technology consists of input decoder that connects 1024×256 programmable synapses to 256 integrate-and-fire neurons, the I/O network communication layer, and activity-dependent dynamic voltage and frequency scaling (DVFS) circuits for active power reduction. The integrate-and-fire neuron circuits are current-mode, conductance-based, process input data on demand, in real time, and produce fast asynchronous digital output pulses. The circuit is compact, adaptive, low power, implements refractory period and spike-frequency adaptation, and has biologically realistic time constants.

We model the neuromorphic processor circuit as a regular grid (according to the information provided by the layout geometry) containing Nl discretized elements, i.e. a thermal grid, with the ambient temperature corresponding to ground. All boundary conditions are determined by the operating environment. Each element i in the mesh is connected to n neighbors via resistors, and has a ground capacitance Cg and ground resistance Rg. Given n neighbors, Tamb, Ti(0) and Tg(0) are the ambient temperature, the temperature of element i at time 0 and the temperature of element i’s neighbor n, respectively. P(t) is the heat source coupled to element i, and Rv is the resistance between element i and its neighbor n. The modeled thermal grid is thus expressed as

\[ C \frac{dT_i(t)}{dt} = \sum_{n=0}^{N_l} \frac{T_{n} - T_i(t)}{R_{n}} - P(t) = 0 \] (1)  

which can be simplified to

\[ \frac{dT_i(t)}{dt} = \frac{1}{C_n} \sum_{n=0}^{N_l} \frac{T_{n} - \eta_{n}T_{g} + P(t)}{R_{n}} \] (2)  

where \( \eta_{n} = \frac{1}{R_{n}} \) and the normalized temperature of element i, \( T_i = T_i - T_{g} \). The steady state temperature of each location \((x,y)\) across the silicon die at time t, \( T_{(x,y)} = \sum_{n=1}^{N_l} R_{g} + 1/P(t) \), where \( R_{g} \) is the thermal correlation (thermal resistance) between heat source i and location \((x,y)\). By the nature of device aging [7], a linear approximation of thermal resistance upon the number of its thermal cycles can be assumed

\[ R_{(x,y)} = R_{(x,y)} \left(1 + \frac{T_{(x,y)} - T_{(x,y)}}{R_{g}}\right) \] (3)  

where \( R_{(x,y)} \) is the updated thermal resistance in the degraded thermal path, \( T_{(x,y)} \) and \( T_{(x,y)} \) are the measured and estimated temperatures, and \( R_{g} \) is the sum of the thermal resistances without aging effects. Assuming that the j-th neighbor of element i is \( k_{j} \), we can define \( G \) as

\[ G_{(i,k_{j})} = \left(0, 0, \ldots, 0, \frac{1}{R_{g}^{(i,k_{j})}}, 0, \ldots, 0, \frac{1}{R_{g}^{(i,k_{j})}}, \cdots, \eta_{j}, \frac{1}{R_{g}^{(i,k_{j})}}, \cdots, 0\right) \] (4)  

where \( k_{j} \) is the i-th entry of the vector, and all other entries are 0s, and 1/R\(^{(i,k_{j})}\) is the k\(_{j}\)-th entry of vector \( G^{(i,k_{j})} \) representing the degraded thermal conductance between i and its j-th neighbor \( k_{j} \). To solve ODE in (3) we utilize a discontinuity detector as in [8]. Subsequently, the modified, third-order predictor-corrector Runge-Kutta scheme reads...
\[
(1 + \Delta C^{(i)} G_{\text{aged}}(T^i)) T^{i+1} = \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i) + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i) + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i)
\]
\[
(1 + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i)) T^{i+1} = \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i) + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i) + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i)
\]
\[
(1 + \frac{2}{3} \Delta C^{(i)} G_{\text{aged}}(T^i)) T^{i+1} = \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i) + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i) + \frac{1}{4} \Delta C^{(i)} G_{\text{aged}}(T^i)
\]

for two time instants \( T^i \) and \( T^{i+1} \). Convergence to steady state is further accelerated using a multigrid technique, e.g. the original fine mesh is coarsened a number of times, and the solution on the coarse meshes is used to accelerate convergence to steady state on the fine mesh.

III. EXPERIMENTAL RESULTS

All the experimental results are carried out on a single processor Ubuntu Linux 9.10 system with Intel Core 2 Duo CPUs 2.66 GHz processor and 6 GB of memory. The circuit netlist is simulated in Cadence Spectre using 65nm CMOS model files. The simulation date points are processed with a Perl script and fed back into the MatLab code, where proposed method and all sparse techniques have been implemented. Modeled thermal conductivity of silicon is 148W/(mK), copper interconnect is 383W/(mK), and the silicon resistance is 0.02K/W. To illustrate in simulation plot only the temperature increment due to a device activity, the ambient temperature is assumed to be 0K. As a representative example, in Figure 2, we show a temperature profile estimation of the neuromorphic core interconnect. The profile is computed within 1.4 seconds, and it shows that our solver can calculate temperature of multiple wires very accurately: output in our simulator ranges from 0.114K to 0.471K. For comparison purposes, we implemented generalized finite element method, which can be found in several commercially available software packages (e.g. [9]). Figure 3 illustrates that the proposed method and all sparse techniques have been implemented. Modeled thermal conductivity of silicon is 148W/(mK), copper interconnect is 383W/(mK), and the silicon resistance is 0.02K/W. To illustrate in simulation plot only the temperature increment due to a device activity, the ambient temperature is assumed to be 0K. As a representative example, in Figure 2, we show a temperature profile estimation of the neuromorphic core interconnect. The profile is computed within 1.4 seconds, and it shows that our solver can calculate temperature of multiple wires very accurately: output in our simulator ranges from 0.114K to 0.471K. For comparison purposes, we implemented generalized finite element method, which can be found in several commercially available software packages (e.g. [9]). Figure 3 illustrates that the proposed method and all sparse techniques have been implemented.

IV. CONCLUSION

This paper presents the real-time thermal expansion and aging effects estimator constrained with the surface boundary conditions. As the results indicate, for comparable mesh size, the estimation errors, e.g. arising from aging of physical layers, of the predictor-corrector scheme are 1–2 order of magnitude lower than corresponding, generalized finite element method.

REFERENCES


Figure 1: Overview of the neuromorphic core including adaptive, integrate-and-fire neuron- and synapse circuits, respectively, SRAM, adder, multiplier, register and controller.

Figure 2: Temperature profile of neuromorphic processor interconnect at the (critical) crossings. Thermal expansion and aging effects are illustrated with arrows.

Figure 3: Estimated temperature error versus mesh size for the proposed (several \( G_{\text{aged}} \) bold lines), and generalized finite element method (red dashed line); neuromorphic processor interconnect example.