Low Cost Techniques for High-Speed Implementation of Decision Feedback Equalizers for FPGAs