A-121.5 dB THD Class-D Audio Amplifier with 49 dB Suppression of LC Filter Nonlinearity and Robust to +/-30% LC Filter Spread

Zhang, Huajun; Berkhout, Marco; Makinwa, Kofi; Fan, Qinwen

DOI
10.23919/VLSICircuits52068.2021.9492441

Publication date
2021

Document Version
Accepted author manuscript

Published in
2021 Symposium on VLSI Circuits

Citation (APA)

Important note
To cite this publication, please use the final published version (if applicable). Please check the document version above.
A −121.5 dB THD Class-D Audio Amplifier with 49 dB Suppression of LC Filter Nonlinearity and Robust to +/-30% LC Filter Spread

Huajun Zhang1, Marco Berkhout2, Kofi Makinwa1, Qinwen Fan1

1Delft University of Technology, Delft, The Netherlands, 2Goodix Technology, Nijmegen, The Netherlands

Abstract

This paper reports a Class-D audio amplifier that uses multi-loop feedback to suppress output LC filter nonlinearity by 49 dB, enabling the use of small, low-cost LC filters with ±30% spread while maintaining low distortion. Fabricated in a 180 nm BCD process, the prototype achieves a THD of −121.5 dB and a THD+N of −107.1 dB. It delivers 12W/21W into an 8-Ω/4-Ω load with 91%/87% efficiency.

Introduction

Class-D amplifiers (CDAs) are popular in audio applications due to their high power efficiency. Their switching operation, though, produces high-frequency tones, which often require bulky LC filters to comply with EMI regulations. To reduce LC filter size, recent designs have employed high-frequency (≥2 MHz) pulse-width modulation (PWM) schemes [1-3]. This also enables high loop gain (>76 dB in [2, 3]) and thus high linearity (THD < −100 dB). However, LC filters with commensurate linearity are then required, which again leads to increased cost and bulk. Incorporating the LC filter into the CDA’s feedback loop can relax these requirements [4, 5]. However, loop stability must be maintained in the presence of LC tolerances, aging, and extra variation due to voltage/current dependencies. This work proposes a CDA achieving −121.5 dB THD and ±30% LC cut-off frequency (fLC) tolerance.

Architecture

Fig. 1a shows the architecture of the proposed CDA. An outer loop around the LC filter is stabilized by a lead compensator, which consists of an inner loop around the PWM modulator (fPWM = 4.2 MHz) and the output stage, and incorporates a 1st order RC low-pass filter (LPF) with a corner frequency fRC = 78 kHz. Besides ensuring stability, the inner loop 1) provides extra loop gain around the output stage; and 2) decouples the bandwidth (fLC) of the loop around the output stage from fLC, so that the class-D stability criterion fCUT < fPWM/π [6] is met even in the presence of fLC variations.

The lead compensator stabilizes the loop by pushing the LC filter’s complex poles into the left half-plane (LHP). Together with the other two stages of the loop filter (Fig. 1a), it provides the gain needed to suppress LC filter nonlinearity. Fig. 1b plots the noise transfer functions (NTFs) of the distortion due to the LC filter and due to the output stage. As shown, LC filter distortion is suppressed by 49 dB in the audio band, while output stage distortion is suppressed by >82 dB. The proposed loop architecture is also robust to fLC variation. As shown in Fig. 1c, its closed-loop poles remain well within the LHP even in the presence of ±30% variations in fLC. Fig. 2 shows the loop gain around the output stage. Since its high-frequency response is dominated by the RC LPF, fUG is little affected by fLC variations and remains below fPWM/π. The 41° worst-case phase margin is not an issue since the resulting signal transfer function (STF) peaking is well outside the audio band (Fig. 1b).

Circuit Implementation

The loop filter employs various techniques to guarantee high linearity and robustness while reducing the area. All its three stages employ active-RC integrators (Fig. 3). The RC LPF is realized by the T-network consisting of RFB3, CFB3, and RFB3.

Setting RFB3 = 2RFB3 ensures that the voltage across CFILT never exceeds 5.5V, allowing it to be implemented with the same high-density MIM capacitors as CINT1, CINT2, and CINT3. As is typically done in continuous-time ΔΣ modulators, the latter are implemented as switchable banks to enable a one-time trim to compensate for RC spread and center the tolerable fLC range around 85 kHz. In contrast to [3], the first two stages of the loop filter employ a feedforward architecture to reduce the signal swing of A1, with RRES realizing optimal pole placement. This reduces the size of CINT1, simultaneously saving area and increasing the 1st integrator’s gain, which further attenuates the noise and distortion caused by subsequent stages. VIN is also directly fed to the input of A3 to reduce the swing of A2. When the CDA is overloaded, the loop filter’s integrators will be driven into saturation. To ensure a smooth recovery without audible glitches, an overload detection circuit in the modulator shorts the integration capacitors when overload occurs.

Measurement Results

The proposed CDA is implemented in a 180 nm BCD process and occupies 5mm² (Fig. 4). It employs a fully differential multi-level output stage [3] operating at 14.4V. Fig. 5 shows the output spectra for a 1 kHz input at an output power of 1W. A THD of −121.5 dB and −119.0 dB is achieved for 8Ω and 4Ω loads, respectively. Fig. 6a and Fig. 6b show the measured THD+N for a 4Ω load using 3 different inductors for 1 kHz and 6 kHz inputs, respectively. Both the input and output of the LC filter are measured to quantify the suppression of its nonlinearity. The residual THD+N variation at 1 kHz is only 1.1 dB at full scale, and 3 dB at 6 kHz, confirming that it is no longer limited by LC filter nonlinearity. A 49-dB THD+N improvement is observed even with the most non-linear inductor. Fig. 6c shows the THD+N when various inductors are placed in series with RLOAD to mimic a speaker coil. Fig. 6d shows the THD+N of 6 samples as fLC is varied from 62 kHz to 106 kHz. It varies by only 1.7 dB (8Ω) and 2.9 dB (4Ω), demonstrating the design’s robustness to both LC and process spread. Fig. 7 shows the CDA’s response (after the LC filter) after it is driven into clipping, demonstrating a smooth recovery. The CDA draws an idle power of 120mW and achieves a peak efficiency of 91%/87% for 8Ω and 4Ω loads.

Table I compares this CDA with the state of the art. Compared to [1-3], it achieves the best THD (12.6 dB better than [2]) as well as the best THD+N for a 4Ω load, without the need for highly linear LC filters. Compared to [4], it achieves 39 dB more suppression of LC filter nonlinearity; and thanks to the higher loop gain around the output stage, 18 dB less THD+N than [5]. Last, but not least, this is the only design to demonstrate robustness to large (+30%) fLC variations.

References

Fig. 1. (a) System-level block diagram, (b) NTFs for respective errors introduced in the output stage ($E_{OS}$) and LC filter ($E_{LC}$), STFs, and (c) pole locations of the closed-loop system confirming stability under ±30% $f_{LC}$ variations.

Fig. 2. Loop gain around the output stage.

Fig. 3. Implementation of the CDA.

Fig. 4. Die photo.

Fig. 5. FFT measured at the LC filter output for (a) 8-Ω load, and (b) 4-Ω load.

Fig. 6. THD+N vs. output power for (a) 1 kHz input, and (b) 6 kHz input, (c) THD+N for different load inductance, and (d) THD+N vs. $f_{LC}$ for 6 samples.

Fig. 7. Measured clipping behavior at the output of the LC filter.

Table I. Performance summary and comparison.

<table>
<thead>
<tr>
<th></th>
<th>This Work</th>
<th>[5]</th>
<th>[4]</th>
<th>[3]</th>
<th>[2]</th>
<th>[1]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage (V)</td>
<td>14.4</td>
<td>14.4</td>
<td>25</td>
<td>14.4</td>
<td>14.4</td>
<td>14.4</td>
</tr>
<tr>
<td>$R_{L}$ (Ω)</td>
<td>8</td>
<td>4</td>
<td>4</td>
<td>8</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Efficiency</td>
<td>91%</td>
<td>87%</td>
<td>&gt;90%</td>
<td>89%</td>
<td>91%</td>
<td>87%</td>
</tr>
<tr>
<td>THD (dB)</td>
<td>-121.5</td>
<td>-119.0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>THD+N at 1kHz (dB)</td>
<td>-107.1</td>
<td>-105.9</td>
<td>-87.9</td>
<td>-67.9</td>
<td>-107.8</td>
<td>-102.6</td>
</tr>
<tr>
<td>THD+N at 1kHz (%)</td>
<td>0.0004</td>
<td>0.0005</td>
<td>0.004</td>
<td>0.04</td>
<td>0.0004</td>
<td>0.0007</td>
</tr>
<tr>
<td>LC error suppression (dB)</td>
<td>49</td>
<td>50*</td>
<td>10*</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$f_{LC}$ tolerance</td>
<td>62 kHz</td>
<td>106 kHz</td>
<td>-</td>
<td>-</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>SNR (dB-A)</td>
<td>110.0</td>
<td>-</td>
<td>110</td>
<td>109.7</td>
<td>109</td>
<td>-</td>
</tr>
<tr>
<td>DR (dB-A)</td>
<td>110.8</td>
<td>115</td>
<td>108</td>
<td>111.2</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

*Estimated from loop gain