A Wideband Millimeter-Wave Power Amplifier With 20 dB Linear Power Gain and +8 dBm Maximum Saturated Output Power

Yanyu Jin, Student Member, IEEE, Mihai A. T. Sanduleanu, Member, IEEE, and John R. Long, Member, IEEE

Abstract—A millimeter-wave power amplifier fabricated in 90 nm bulk CMOS technology consists of 3 identical cascode stages and on-chip matching networks (inter-stage, input, and output) implemented with wide-gap coplanar waveguides and M6-M5 (MIM) capacitors. The amplifier realizes a linear power gain of 19.7 dB at 52.4 GHz and 10.3 dB at 60 GHz. Maximum saturated output power and output-referred -1 dB compression point are +8.2 dBm and 3.1 dBm, respectively. Peak PAE is 4.2%. The 1.18 × 0.96 mm² die consumes 75 mA when operating from a 2 V supply.

Index Terms—CMOS power amplifier, millimeter-wave (mm-wave) power amplifier, power amplifier (PA), 60 GHz circuits, wideband.

I. INTRODUCTION

The rapid growth of wireless communications for broadband wireless personal area networks (WPANs), has sparked interest in the exploitation of millimeter-wave (mm-wave) bands using silicon RF integrated circuits [1]–[7]. Other potential applications in the mm-wave frequency range are: automotive long-range (77/79 GHz) radars for collision avoidance, security (e.g., radio imaging at 94 GHz) and extreme wideband communication in the 120 GHz band.

Realizing Gbits/s data throughput with a relaxed requirement on spectral efficiency may require much greater channel bandwidth than is currently used by even ultra-wideband (UWB) radios operating in the 3.6–10.1 GHz frequency range (e.g., 480 Mb/s MB-OFDM links). The 3 GHz of bandwidth available worldwide between 59 and 62 GHz could be exploited for this purpose [8]. Fig. 1 shows channel capacity and the spectral allocations for different wireless standards. Spectral efficiency and channel bandwidth can be increased in order to increase this capacity, as predicted by Shannon’s theorem [9]. A wireless system such as Bluetooth (e.g., Version 2.0+EDR) is limited to a maximum throughput of 2.1 Mb/s by its relatively low spectral efficiency of approximately 0.5 bits/s/Hz of channel bandwidth. The latest 802.11n WLAN systems realizes an order of magnitude higher spectral efficiency (~5 bits/s/Hz) by utilizing multi-input/multi-output (MIMO) antenna diversity, and can support data rates up to 248 Mb/s. Thus, greater spectral efficiency is typically achieved at the cost of implementation complexity, which can affect the system’s robustness.

The 60 GHz band is also of interest for short-range communications (i.e., within 10 m range), because the free-space attenuation of at least 10–15 dB/km isolates cells in a local-area network. Co-channel interference is low as a result of directional antennas and high path loss at 60 GHz, which makes in-room broadband transmission feasible. Millimeter-wave links typically require physically small antennas because of the short wavelength, however, their directionality may require mechanical or electrical beam steering in order to enhance the antenna gain [2], [10].

The IEEE 802.15.3.c and WirelessHD groups have developed a standard for 60 GHz broadband data communication radios [11], [12]. According to their preliminary proposals, an antenna gain of up to 30 dBi and 10 dBm transmit power into the antenna could satisfy the global requirement of the electromagnetic field emission [13]. Hence, 10 dBm output power was selected as the target for the power amplifier (PA) prototype developed in this work.
Silicon CMOS technology is evolving rapidly and offers lower cost per chip in volume manufacture together and the potential for VLSI integration of digital baseband and RF/mixed-signal circuits. Moreover, high throughput (> 4 Gb/s) for burst data transfers requires high-speed digital signal processing that is best realized in the fastest baseline CMOS processes. Approximately 9 dB power gain in the 60 GHz band has been demonstrated by 90 nm nMOS transistors, with unity-current gain frequency $f_T$ and unity-power gain frequency $f_{MIN}$ on the order of 120 GHz/280 GHz, respectively. The passive components in CMOS technologies, such as inductors, transmission lines and metal–insulator–metal (MIM) capacitors, scale with increasing operating frequency, and complement the operation of active devices by optimizing gain over a reduced bandwidth (e.g., using a resonant loads). The combined effects of frequency and device scaling with potential mm-wave applications are stimulating many new research activities [3]–[6], [16]–[20], [24]–[26].

The prime objective of this work is to benchmark the 90 nm CMOS technology and its design kit in a mm-wave application that could be used to further improve computer simulation models and identify potential problems in the design flow.

In the following sections, the design of a PA with close to 20 dB linear power gain at 52.4 GHz and +8 dBm saturated output power is described. The circuit is realized in a baseline bulk CMOS090 LP technology [14], which features six damascene copper metal layers (five thin and one thick), and low-$k$ ($\varepsilon_r < 3.0$) inter-metal dielectric between the thin metal layers. MIM capacitors were designed completely from interconnect metals, hence no additional process options (e.g., dedicated MIM capacitors or trimmed polysilicon resistors) are used. Section II of this paper presents the CMOS PA topology and the circuit choices, and the experimental results of the amplifier are summarized in Section III.

II. CIRCUIT TOPOLOGY AND DESIGN

A peak transmit power of approximately 10 dBm and 20 dB power gain is the design goal for the prototype. The peak $f_T$ of nMOSFETs in the 90 nm CMOS technology chosen for this work is less than 150 GHz, so a multi-stage amplifier is required in order to achieve 20 dB gain at 60 GHz.

On-chip passive components implement the input, inter-stage and output matching networks. A wide-gap coplanar waveguide (CPW) over ground plane (which implements a microstrip type transmission line) and MIM capacitors implemented in top (M6) and M5 metals were characterized in a separate fabrication run. This data was used to extract circuit models for the key RF passives and thereby improve simulation accuracy for the passives in the PA prototype.

This section begins with a discussion of mm-wave PA circuit topologies for a single-ended PA. The output stage design is then considered, where load-pull simulations are used to find the optimal load impedance for maximum power transfer to the antenna at approximately 10 dBm output. The required impedance matching networks are then synthesized, and two pre-driver stages with inter-stage matching are added to realize an overall power gain of 20 dB from the amplifier.

A. MILLIMETER-WAVE PA TOPOLOGY

Class-A biased stages were chosen for the PA prototype [21]. In order to maximize isolation and quench any tendency for parasitic oscillation, cascode gain stages are used. The cascode also reduces voltage stress on each transistor that can lead to breakdown and failure. In order to compensate for the loss of headroom at the drain of the output transistor (i.e., common-gate) in the cascode, the supply voltage is increased to 2 V. However, no degradation in reliability is expected in continuous operation. Fig. 2 shows the simulated steady-state $V_{gs}$ and $V_{ds}$ versus time of the cascode transistor in the output stage of Fig. 4 ($V_{DD} = 2$ V, $P_{out} = +7$ dBm and $V_{CEO, breakdown} = 1.6$ V).

Fig. 3. Simplified schematic for the differential three-stage cascode power amplifier (note each stage is topologically similar to the output stage as shown in Fig. 4).

Both single-ended and differential topologies are commonly used in RF Class-A amplifiers. The performance of 60 GHz PAs in both configurations from simulation is compared in Table I. The differential PA consists of two single-ended amplifiers,
but with additional inductors at the virtual ground to reject the common-mode interferences (see Fig. 3). Compared to a single-ended PA, the differential counterpart with 100 Ω source and load impedances (i.e., without input or output baluns) delivers approximately 3 dB more saturated output power and has a higher output-referred —1 dB compression point (i.e., $P_{\text{sat}}$ and $P_{\text{ldBout}}$ in Table I), but occupies more than double the chip area (ignoring bondpads). In addition, the differential PA consumes 50% more DC power (i.e., $P_{\text{DC}}$ in Table I) compared to its single-ended counterpart. Integration of a low-loss differential antenna is an additional design complication, whereas a power-combining output balun would reduce the output power which can be realized [20]. Single-ended PAs can directly feed a 50 Ω antenna without need for a balun or differential antenna, making them more cost-effective and easier to integrate.

Parasitics in the supply and ground paths can have an adverse effect upon the performance of a single-ended design. For example, a 10 pH inductor contributes about 4 Ω reactance at 60 GHz, which is comparable (in magnitude) to the optimal load for the PA output stage (i.e., in the range of 7–15 Ω). Amplifier degeneration caused by parasitics such as stray inductance would therefore reduce the power gain and power-added efficiency (PAE) of the PA. Also, ground bounce [22] caused by parasitic inductance in the ground path on-chip in a multi-stage amplifier may also cause instability. Therefore, the physical layout of the ground plane for single-ended amplifiers must reduce the unwanted ground inductance to an acceptable level.

### B. Output Stage Design

The output stage is critical to the overall PA design, as the output power and design of the driver stages and key passive components depend upon this stage. Fig. 4 shows a simplified schematic of the output stage with its LC matching network. Due to nonlinear behavior of the active devices at the desired output power level, load-pull simulations [21] are used to determine the optimal load impedance. Output power versus load impedance contours obtained from load-pull simulations provide insight into how the load power changes as the load impedance varies. Fig. 5 illustrates the output stage power transfer characteristic obtained from load-pull simulations. As a compromise between output power and gain, the amplifier output stage will be operated at a nominal input power between $-1$ dBm and 1 dBm. A power gain between 6.9 dB and 6.1 dB is therefore required. The optimal impedance for the load in this case is $13.27 + j34.64$ Ω.

### C. Millimeter-Wave Passive Components

Although the silicon substrate is lossy, passive elements with an acceptable quality factor (i.e., above 10 at 60 GHz) are still feasible. In the PA design, wide-gap CPW lines consisting of a first metal ground plane (M1 in Fig. 6) and topmetal M6 as the signal/topside-ground implement matching networks and resonant circuits. For isolation between adjacent lines, M6 ground strips on both sides of the signal line are used. The distance from signal to the topmetal ground (S) is much greater than the distance to the M1 ground plane (H). The wide gap (i.e., $S \gg H$) reduces the topmetal metal-to-metal parasitic capacitance and increases the signal line inductance, so that the M6 signal/M1 ground behaves like a simple microstrip transmission line. As shown in Fig. 6, topmetal ground lines are connected to the M1

---

### Table I

| PA topology   | $|S_{21}|_{\text{max}}$ (dB) | $P_{\text{ldBout}}$ (dBm) | $P_{\text{sat}}$ (dBm) | $P_{\text{DC}}$ (mW) | PAE (in %) | Chip area (including bondpads) (in mm$^2$) |
|---------------|-----------------------------|-----------------------------|-------------------------|----------------------|------------|----------------------------------|
| Single-ended  | 25                          | 3.2                         | 9.6                     | 109.5                | 8.4        | $1.18 \times 0.96$               |
| Differential  | 32                          | 7                           | 12                      | 150.3                | 10.8       | $1.18 \times 1.78$               |

---

![Fig. 4. PA output stage with its LC output matching network.](image)

![Fig. 5. Output power and gain of output stage from load-pull simulations.](image)
MIM capacitors are realized using M6 and M5 layers, and in Fig. 8) are implemented, (see Fig. 8) is closest to the first power lengths, and) are optimized in order to reduce the chip area required.

Due to the relatively low capacitance density, multiple unit cells than M5 in the layout, to minimize the fringing field component. To characterize capacitance. The parasitic capacitances between M5 and substrate at the cost of a slight increase in bottom plate parasitic capacitance. The parasitic capacitances between M5 and M1 and between M6 and M1 are well-defined. To characterize the M6–M5 MIM capacitors systematically, a capacitor unit cell with a given capacitor size.

Matching network transmission lines (i.e., Zin) that can be matched to 50 Ω. Both stubs (i.e., TL1 and TL3 in Fig. 8) are implemented using short-circuited microstrip transmission lines and the lengths of the three transmission lines in the pi-network (l1, d, and l2) are optimized in order to reduce the chip area required. Short-circuited stub TL3 (see Fig. 8) is closest to the first power stage and therefore can be used to DC bias the input transistor gate.

E. Multi-Stage PA Design

Fig. 9 shows a simplified schematic for the single-ended PA which consists of three identical cascode stages with resonant loads (note that parasitics of the MIM capacitors not indicated). All of the transistors are identical, using the minimum gate length of 90 nm and 40 fingers of 2 μm width. When operated at a current density of 0.2 mA/μm, the fT, fMAX and maximum transducer power gain GMAX are 110 GHz, 280 GHz, and 8.2 dB (as predicted from simulation). Each stage is biased by an external current source; the bias current is a scaled replica of the current IBIAS (see Fig. 9).

The double-stub input matching network was modelled by lumped elements for simulations. The lumped element models were extracted from characterization of passive test structures fabricated on a separate testchip. The supply and gate of cascode transistors are decoupled by 5 pF capacitors realized as a parallel-series combination of drain/source-shorted MOS transistor capacitors. To improve the quality of this short circuit at mm-wave frequencies, a 100 fF M5–M6 capacitor is used. Matching network transmission lines TL4 (and TL5) and TL4–8 are implemented with 250 μm and 200 μm lengths,
III. EXPERIMENTAL RESULTS

The PA was fabricated in a digital 90 nm CMOS technology (i.e., 21 Å thick gate oxide), with N-well and deep N-well [14] available for improved isolation between circuit blocks. The source and bulk of the MOS transistors may therefore be connected together in order to eliminate the body effect in both transistors of the cascode. The measured $f_T$ and $f_{max}$ for the transistors ($W = 80 \, \mu m, L = 100 \, nm$) at a current density of $0.2 \, mA/\mu m$ is 107 GHz and 180 GHz, respectively.

The total die area (including bondpads) is $1180 \times 960 \, \mu m^2$, as shown in the photomicrograph of Fig. 10. A ground-signal-ground pad configuration and microstrip interconnect lines are used at the input and output interfaces to the PA test circuit. The $80 \times 110 \, \mu m^2$ RF signal pads have a parasitic capacitance providing inductances of 71 pH and 56 pH, respectively. These lines are decoupled to ground by a parallel combination of 5 pF and 100 fF metal–metal capacitors (i.e., $C_{D1-i10}$). Transmission line $TL_2$ (i.e., in the double-stub network) is 53 $\mu m$ long.
of approximately 30 fF. An all-metal ground mesh ensures a low impedance on-chip to the ground terminals and substrate shielding, which minimizes unwanted effects such as ground bounce.

In the following sections, measurement results from characterization of the wide-gap CPW and M6-M5 MIM capacitor are summarized. Then, experiment results of the single-ended PA including S-parameters, and input-output power transfer characteristic are described.

Although the MIM capacitors and wide-gap CPW transmission lines were characterized prior to the design of this testchip, discrepancies between measurement and simulation for the overall PA performance were expected. A preliminary version of the 90 nm CMOS design kit for mixed-signal/RF applications was provided by the foundry with MOSFET model parameters that were extracted from measurements made at frequencies well below 60 GHz. In addition, n-well and deep n-well diffusions were added in order to increase isolation of the RF-MOS devices from other circuits, and the parasitics of these transistor layouts were not included in the model. Therefore, excellent agreement between experiment and simulation is not expected, although measures to improve the accuracy of the simulations (e.g., pre-characterization of the passives) were taken.

One of the objectives of this work is to benchmark the 90 nm CMOS technology and its design kit in a mm-wave application which could be used to motivate further improvements in the computer simulation models and identify potential problems in the design flow.

The inductance of the wide-gap CPW (refer to Fig. 6) versus transmission line length extracted from measurements of the dedicated passive test structures is plotted in Fig. 11. The dimensions of the 600 μm long transmission line used for characterization are: 7 μm wide M6 signal line (W1), 12 μm wide M6 ground (W2), and 19.5 μm topmetal spacing (S). Other parameters of the transmission line determined from 2-port S-parameter measurements are listed in Table II. The effect of pad parasitics on the measurement were de-embedded from the data using a test structure with a shorter length of transmission line, according to the method described in [23]. The inductance is directly proportional to the length (i.e., 281.8 pH/mm), as expected. The insertion loss measured at 60 GHz is 1.1 dB/mm, which is slightly larger than the 0.86 dB/mm predicted from simulation due to metal losses that are not accounted for in the simulation. Due to the same reason, the measured Q-factor at 60 GHz is 9.9, which is slightly smaller than the simulated result (i.e., 11.2).

<table>
<thead>
<tr>
<th>Characteristic impedance, in Ω</th>
<th>Simulated</th>
<th>Measured</th>
</tr>
</thead>
<tbody>
<tr>
<td>Quality factor</td>
<td>11.2</td>
<td>9.9</td>
</tr>
<tr>
<td>Loss, in dB/mm</td>
<td>0.88</td>
<td>1.10</td>
</tr>
<tr>
<td>Inductance, in pH/mm</td>
<td>282.3</td>
<td>281.8</td>
</tr>
<tr>
<td>Capacitance, in fF/mm</td>
<td>128.2</td>
<td>150.4</td>
</tr>
<tr>
<td>Resistance, in Ω/mm</td>
<td>9.55</td>
<td>17.32</td>
</tr>
</tbody>
</table>

| TABLE II | WIDE-GAP CPW CHARACTERISTICS AT 60 GHz (SEE FIG. 6) |

M6–M5 MIM capacitor unit cells of about 10 fF are used to generate larger capacitance values needed for the decoupling and matching networks. As expected, the total capacitance and the parasitics to the M1 shield scale almost linearly with the number of cells [see Fig. 12(b)]. The discrepancy between the measurement and simulation is attributed to the effect of a global fill layer above M6 from a process option not used for the PA testchip. For fewer than 4 unit cells, both the measured and simulated capacitance scaled linearly with the number of cells in parallel. As the number of unit cells increases, however, fringing capacitance of the interconnections between the cells affects scalability. The measured capacitance density is approximately 0.1 fF/μm². Parasitic capacitances (i.e., M5–M1 and M6–M1) are approximately 30% and 10% of the M6–M5 capacitance, respectively. This difference in parasitic capacitance seen at each terminal of the MIM capacitor was accounted for in the matching network design. The capacitors are connected so that the transmission lines required to implement the matching networks are as short as possible, thereby minimizing the total chip area required by the passive components for a given capacitor size.

The PA measurements reported here are from on-wafer probing of first-pass silicon without de-embedding.

The measured small-signal gain |S21| (50 Ω load and source impedances) versus frequency is plotted in Fig. 13 for several supply voltages. The biasing mirror current was fixed as 20 mA for these measurements. For a 2 V supply, the peak power gain is 19.7 dB at 52.4 GHz, and drops to 10.3 dB at 60 GHz. The –3 dB bandwidth of the amplifier is 7.8 GHz (i.e., 48–55.8 GHz), while small-signal gain is greater than 10 dB over the range from 42.3–60.2 GHz. At 1.8 V and 1.5 V supply voltages, peak gain drops to 18.9 dB and 16.7 dB, respectively, while the –3 dB bandwidth increases slightly (to 8.0 GHz at 1.8 V and 8.2 GHz at 1.5 V). At the nominal digital CMOS supply voltage of 1.2 V, peak |S21| is 10.1 dB, which is 9.6 dB lower than the small-signal gain measured at 2 V. A drop in gain is expected as the supply decreases, as the drain-source bias voltage across the driver transistor in each cascode stage approaches the triode region. In all of these cases, the frequency for peak gain is approximately 52 GHz (+0.5 GHz variation seen as VDD varies from 1.2–2 V).

The variation in peak gain (i.e., maximum |S21|) at various bias settings (i.e., bias current and supply voltage) is plotted in Fig. 14. The bias current was varied from 15 to 20 mA at supply voltages of 1.5, 1.8, and 2 V. The peak |S21| increases by 0.4–0.6 dB as the bias current increases from 15 to 20 mA except at a 1.2 V supply, where the low voltage headroom in the
cascode causes a decrease of more than 2 dB in peak $|S_{22}|$ when the bias current increases.

The small-signal isolation, $|S_{12}|$, of twelve different biasing conditions is shown in Fig. 15. The $|S_{12}|$ is below $-45$ dB from 30 to 70 GHz thanks to the 3 cascode stages.

The measured input and output reflection coefficients [$S_{11}$] and [$S_{22}$] versus frequency for $V_{DD}$ of 1.5 V and 2 V and a fixed bias current of 20 mA are shown in Figs. 16 and 17, respectively. $|S_{11}|$ is below $-6$ dB across the band where the amplifier develops useful gain, and the in-band variation is $\pm 2$ dB.

The $|S_{11}|$ is less than $-10$ dB after de-embedding the RF signal pad capacitance (i.e., $\sim 30 \, \text{fF}$) and the 120 $\mu\text{m}$ input transmission line, which were not accounted for in the PA design. The measured $|S_{22}|$ ranges from $-6$ to $-2$ dB in-band, however, it should be noted that the amplifier output impedance was designed for maximum power transfer (i.e., based on load-pull simulation) and not for a 50 $\Omega$ impedance match.

The swept power transfer curve of the amplifier (see Fig. 18) operating at 51.2 GHz shows a maximum output power of approximately $+8.2$ dBm. The measurement was limited by the maximum source power of $+5.6$ dBm available to drive the PA input from the test set-up. However, as seen from saturation of the output power curve of Fig. 18, only a slight increase in output power may be expected if the input were overdriven further. Peak PAE of 4.2% (including current consumption from driver stages and biasing current mirror) occurs at the maximum output power of 8.2 dBm, where 13.8 dB of power gain is realized. The measured $-1$ dB compression point (output-referred) is $3.1$ dBm ($-16$ dBm RF input power), for a supply voltage of 2 V. The same amplifier operating from a 1.5 V supply produces a maximum saturated output power of $+4.5$ dBm.

As noted at the beginning of this section, discrepancies between measurement and simulation for the overall PA performance were expected. When compared to simulations, the measured small-signal power gain ($|S_{21}|$) is 5 dB lower. The
TABLE III

<table>
<thead>
<tr>
<th>Technology (Topology)</th>
<th>Freq in GHz</th>
<th>S_{21}\text{max} in dB</th>
<th>P_{1\text{dB out}} in dBm</th>
<th>G_{sat} in dB</th>
<th>P_{sat} in dBm</th>
<th>P_{DC in mW (V_{DD})}</th>
<th>PAE_{pk %}</th>
</tr>
</thead>
<tbody>
<tr>
<td>90nm CMOS (3-stage cascode) [this work]</td>
<td>51.2</td>
<td>19.5</td>
<td>3.1</td>
<td>13.8</td>
<td>+8.2</td>
<td>150 (2V)</td>
<td>4.2</td>
</tr>
<tr>
<td>90nm CMOS (3-stage CS) [24]</td>
<td>60</td>
<td>13.3</td>
<td>10.5</td>
<td>11.3</td>
<td>11.3</td>
<td>150 (1V)</td>
<td>8.2</td>
</tr>
<tr>
<td>90nm CMOS (2-stage diff.) [25]</td>
<td>60¹</td>
<td>5.6</td>
<td>9</td>
<td>2.3</td>
<td>12.3</td>
<td>78² (1V)</td>
<td>8.8</td>
</tr>
<tr>
<td>90nm CMOS (4-stage CS) [26]</td>
<td>60</td>
<td>8.3</td>
<td>8.2</td>
<td>0.6</td>
<td>10.6</td>
<td>228.6 (1.2V)</td>
<td>2.4³</td>
</tr>
<tr>
<td>90nm CMOS (3-stage CS) [4]</td>
<td>61</td>
<td>5.2</td>
<td>6.4</td>
<td>0</td>
<td>9.3</td>
<td>39.75 (1.5V)</td>
<td>7.4</td>
</tr>
<tr>
<td>0.13μm SiGe (push-pull) [15]</td>
<td>60</td>
<td>18</td>
<td>13.1</td>
<td>4.5</td>
<td>20</td>
<td>248 (4V)</td>
<td>12.7</td>
</tr>
</tbody>
</table>

¹. peak small-signal gain of 7.7 dB occurs at 48 GHz as indicated in [25].
². determined from the data provided in [25].
³. inferred from power transfer curve shown in [26].

The relevant RF power output parameters (i.e., P_{1\text{dB out}}, P_{sat} and PAE_{pa}, in Table III) reported for some of the other PAs in [4] and [25] are higher than what is achieved by the PA developed in this work. However, it should be noted that of the 60 GHz CMOS power amplifiers listed in the table are within approximately 2 dB (i.e., ±2 dB) of +10 dBm maximum saturated output power (P_{sat}).

CMOS PAs [4], [26] listed in Table III do not develop their peak PAE at maximum output power. PAE is gain dependent, as it quantifies the ratio of power added to the signal by the amplifier to the DC power it consumes. Thus, amplifiers with low power gain G_{sat} add little power to the signal and suffer from a lower PAE at maximum output power. This is not the case for the amplifier developed in this work.

PA gain greater than 15 dB is desirable in order to compensate for losses in the upconversion chain of the transmitter. Extra driver stages that are required to increase gain consume additional DC power, thereby reducing the PAE. Thus, the efficiency of some of the other CMOS PAs listed in Table III will likely decrease by a few percent if extra stages were added in order to increase the overall gain to 15–20 dB.

The isolation of the power amplifier should be considered. One reason for choosing the cascode topology as a building block is its high isolation between output and input, which may be difficult to realize by other means at mm-wave frequencies. The inferior isolation inherent in a simple common-source (CS) CMOS gain stage may result in parasitic oscillation when a higher PA gain is selected for a 60 GHz integrated transceiver module, or undesired feedback from the antenna to the transmitter. For example, the isolation of the CS amplifier reported in [4] is 15 dB less than the PA presented in this work. On the other hand, the CS amplifiers listed in Table III (e.g., [24]) offer similar levels of saturated output power at a supply voltage on the order of 1 V, rather than the 2 V supply used for the cascode PA. Thus, cascode pre-driver stages connected to a CS output stage may offer a reasonable compromise between gain, isolation and output power for a mm-wave CMOS PA.
The SiGe-based PA as described in [15] is also included for completeness. With the higher voltage swing available from a SiGe-bipolar transistor, the SiGe-PA outperforms all of the CMOS designs reported to date for almost all performance specifications. However, integration of a 60 GHz transceiver including the PA will likely use bulk CMOS as the technology platform as previously discussed in Section I of this paper, and its operating range (i.e., span of the radio link) will therefore be constrained by the relatively low transmit power available from a deep submicron CMOS PA.

IV. CONCLUSION

A CMOS mm-wave power amplifier, with close to 20 dB linear power gain and +8 dBm saturated output power was presented. The single-ended PA consists of three identical cascode stages, which provide in-band isolation better than 45 dB between output and input, and on-chip matching networks (inter-stage, input and output) implemented by coplanar waveguides (wide-gap CPW) and M6-M5 (MIM) capacitors. The (small-signal) –3 dB bandwidth is 48 to 55.8 GHz, with a peak gain of 19.7 dB at 52.4 GHz, and 10.5 dB gain at 60 GHz. The –1 dB compression point (output-referred) is 3.1 dBm. The peak, measured PAE of 4.2% occurs at an output power of 8.2 dBm, where 13.8 dB of power gain is realized. The 1.18 × 0.96 mm² die consumes 75 mA from a 2 V supply when operating at full output power. The results obtained for this mm-wave PA prototype do not completely agree with the predictions of simulation, indicating that further refinement of active device model parameters and proper extraction of capacitive parasitics from the physical layout in order to realize a robust design. However, it is clear from examination of these results (and others reported in the recent literature for mm-wave CMOS PAs) that deep-submicron CMOS can supply the 10 dBm output power at 60 GHz required by the IEEE 802.15.3c wireless networking standard.

ACKNOWLEDGMENT

The authors would like to thank N. Bird and Philips Research for financial support and fabrication access, and A. Akhionouk for technical support in gathering the measured data.

REFERENCES


Yanyu Jin (S’07) received the B.Eng. degree in electronic and information engineering from Zhejiang University, Hangzhou, China, in 2003, the S.M. degree in high performance computation in engineered systems from the National University of Singapore in 2004, and the M.S. degree in electrical engineering from Delft University of Technology (TU Delft), The Netherlands, in 2006, where he is currently pursuing the Ph.D. degree in electrical engineering. From 2005 to 2006, he worked in the Integrated Transceivers Department of Philips Research Laboratories, Eindhoven, the Netherlands, where he was involved in the design of CMOS power amplifiers for emerging mm-wave applications. His current research interests include CMOS mm-wave integrated circuits and broadband transceiver building blocks for integrated wireless applications.
Mihai A. T. Sanduleanu (M’00) received the M.Sc. degree (cum laude) in electrical engineering from the Technical University “Gh. Asachi”, Iasi, Romania, the M.E.E. degree (with Distinction) in electronics from Technische Universität Eindhoven, The Netherlands, and the Ph.D. degree from Technische Universität Twente, Enschede, The Netherlands, in 1990, 1994, and 1999, respectively. In 1991, he joined the Technical University Gh. Asachi, Iasi, Romania, as an Assistant Professor. Between 1999 and 2000, he worked as a Senior RF Circuit Designer with Philips Semiconductors Nijmegen in the Fiber Optics IC Design Department. Since 2000, he has been with the Integrated Transceivers Department of Philips Research Laboratories, Eindhoven, working as a Senior Research Scientist in the design of analog, mixed-signal and RF, CMOS and SiGe integrated circuits. In 2007, he joined the Interuniversity Microelectronics Center (IMEC), Leuven, Belgium, working as a Senior Research Scientist on the design of RF CMOS integrated circuits.

Dr. Sanduleanu has authored or co-authored two books and more than 50 papers in edited books, international journals, and conference proceedings, and holds 14 U.S. patents.

John R. Long (S’77–A’78–M’83) received the B.Sc. degree in electrical engineering from the University of Calgary, Canada, in 1984, and the M.Eng. and Ph.D. degrees in electronics from Carleton University in Ottawa, Canada, in 1992 and 1996, respectively. He was employed for 10 years by Bell-Northern Research, Ottawa (now Nortel Networks R&D) involved in the design of ASICs for Gbit/s fibre-optic transmission systems, and from 1996 to 2001 as an Assistant and then Associate Professor at the University of Toronto, Canada. Since January 2002, he has been Chair of the Electronics Research Laboratory at the Delft University of Technology, The Netherlands. His current research interests include low-power and broadband transceiver circuitry for highly-integrated wireless applications, energy-efficient wireless sensors, mm-wave integrated electronics, and electronics design for high-speed data communications systems.

Prof. Long currently chairs the RF circuits subcommittee for the 2008 International Solid-State Circuits Conference (ISSCC), and is a member of the technical program committees for the European Solid-State Circuits (ESSCIRC) and ICUWB conferences. He is a Distinguished Lecturer For the IEEE Solid-State Circuits Society, and co-Chair of the 2008 European Microwave IC (EuMIC) in Amsterdam. He is also a former Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS and Past General Chair of the IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM). He received the NSERC Doctoral Prize, Douglas R. Colton and Governor General’s Medals for research excellence, and Best Paper Awards from ISSCC in 2000 and 2007, IEEE BCTM 2003, the 2006 RFIC Symposium, and EuMW 2006.