A 77/79-GHz Frequency Generator in 16-nm CMOS for FMCW Radar Applications Based on a 26-GHz Oscillator with Co-Generated Third Harmonic

Kuo, Feng Wei; Zong, Zhirui; Chen, Huan Neng Ron; Cho, Lan Chou; Jou, Chewn Pu; Chen, Mark; Staszewski, Bogdan

DOI
10.1109/ESSCIRC.2019.8902490

Publication date
2019

Document Version
Accepted author manuscript

Published in
ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference

Citation (APA)
https://doi.org/10.1109/ESSCIRC.2019.8902490

Important note
To cite this publication, please use the final published version (if applicable).
Please check the document version above.
A 77/79-GHz Frequency Generator in 16-nm CMOS for FMCW Radar Applications Based on a 26-GHz Oscillator with Co-Generated Third Harmonic

Feng-Wei Kuo1, Zhirui Zong2, Huan-Neng Ron Chen1, Lan-Chou Cho1, Chewn-Pu Jou1, Mark Chen1, Robert Bogdan Staszewski3,2
1Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan.
2Delft University of Technology, Delft, The Netherlands.
3University College Dublin, Dublin 4, Ireland.

Abstract—This paper presents a digitally controlled frequency generator for dual frequency-band radar system that is optimized for 16 nm FinFET CMOS. It is based on a 21% wide tuning range, fine-resolution DCO with only switchable metal capacitors. A third-harmonic boosting DCO simultaneously generates 22.5–28 GHz and sufficiently strong 68–84 GHz signals to satisfy short-range radar (SRR) and medium/long range radar (M/LRR) requirements. The 20.2 mW DCO emits -97 dBc/Hz at 1 MHz offset from 77 GHz, while fully satisfying metal density rules. It occupies 0.07 mm², thus demonstrating both 43% power and 47% area reductions. The phase noise and FoM (figure-of-merit with tuning range) are improved by 1.8 dB and 0.2 dB, respectively, compared to state-of-the-art.

Index Terms—Phase noise, DCO, oscillator, harmonic boost, common mode, FMCW, tuning range, automotive radar, 77 GHz.

I. INTRODUCTION

With the latest promises of autonomously driven vehicles, automotive radar applications expect great commercial interests. Among the advanced radar systems, the E-band frequency range (76 GHz to 81 GHz) is the most commonly used. To achieve ubiquitous sensing with fine resolution in short/medium/long range radar (SRR/MRR/LRR) applications, high signal-to-noise ratio (SNR) and large chirp bandwidth are necessary. The demands they place on monolithic frequency synthesizers are particularly tough, especially on low power consumption, low phase noise (PN) and wide tuning range (TR) with good linearity.

Oscillators and high-frequency dividers are the key challenges in the radar PLL design. A 77/79-GHz PLL architecture employs a mm-wave oscillator, which feeds both a mm-wave frequency divider back for a phase detection with a frequency reference clock, and a power amplifier (PA) to drive an antenna [1]. The oscillator PN is severely affected by a poor Q-factor of the resonant tank at 77 GHz. The dividers are typically power hungry and occupy large silicon area, and suffer from limited locking range. The frequency doubler/tripling PLL [2][3] relieves the aforementioned design challenges but shifts them to the frequency doubler or injection-locked frequency tripper (ILFT), so the solution-level issues remain.

To alleviate the above challenges of radar oscillators and dividers with minimum impact on other circuitry, a mm-wave radar LO with an implicit 3× multiplier is proposed here.

II. CANCELLATION OF FUNDAMENTAL OF OSCILLATOR

The basic concept of the presented idea (continuation of our earlier work for 60 GHz [8] [9]) is that the oscillator simultaneously generates the fundamental at 22.5–28 GHz and its 3rd harmonic at 68–84 GHz. The E-band radar carrier is fed forward to the buffer/PA, while the 23–28 GHz signal is fed back for phase detection (e.g. TDC in an ADPLL). Consequently, the implicit 3× divider functionality is inherent with the oscillator thus avoiding any physical divider operating at the E-band carrier. This leads to a dramatic increase of the system-level efficiency.

However, the ~26 GHz fundamental harmonic must be suppressed in the buffer that follows the PLL. Otherwise, it can degrade the blocker tolerance of the radar receiver or even violate the emission mask in the transmitter. Hence, the feedforward path should exhibit strong suppression of the 26 GHz tone. In this work, a soft cancellation technique of the 26 GHz component is employed. Effectively, the buffer/PA does not actively respond to the 26 GHz component input. It rejects the 26 GHz fundamental by not providing a transconductance gain at this frequency.

For the PLL to cover the overall SRR/MRR/LRR radar requirements (24–28 GHz, 75–81 GHz), the DCO core should support a wide TR. Therefore, there are 5-bit binary PVT switched capacitors for coarse tuning, and 32-bit unary MSB and 64-bit unary LSB switched capacitors for fine tuning. This ensures the DCO core can cover full E-band frequency range with acceptable PN performance. Moreover, in the ADPLL design for radar applications, the strictest requirements are PN and power consumption. Thus, the DCO design is very critical since it dominates the ADPLL out-of-bandwidth performance.

III. CIRCUIT IMPLEMENTATION

The schematic and layout of the DCO are shown in Fig. 2(a)(b). To meet the strict PN and wide TR requirements,
it is of utmost importance to optimize the quality (Q) factors of transformer and switched capacitors.

In this design, several new process and circuit techniques are exploited to enhance the PN: First, porting of the oscillator design from 40-nm & 28-nm CMOS ([8] [9]) to 16-nm FinFET CMOS has contributed to a lower power consumption and faster speed [10]. Second, use of custom single/multiple-layer MoM capacitors and a transformer with interleaved routing has reduced parasitic capacitance and mismatch, thus obtaining MOM capacitors and a transformer with interleaved routing. To achieve this goal, a fundamental component in harmonics is generated in the g

To further increase the H3 swing, the H3 current is also boosted by enhancing the harmonic mixing effects in the DCO. The common-mode (CM) impedance of the LC tank affects the level of H3 current. Fig. 3 shows the dependency of the simulated H3 current on the CM resonant frequency ($f_{CM}$). As we can see, the H3 current is maximized when $f_{CM}$ equals to the 2nd harmonic (H2) frequency ($f_{H2}$). Therefore, the CM impedance of the LC tank is tuned to resonate at $f_{H2}$ by properly segmenting the differential and single-ended tank capacitance. In this way, the H2 voltage swing, which is preserved by the H2 resonance, mixes with the fundamental voltage component in the negative $g_{m}$-devices of the DCO and delivers more H3 current. This technique can also improve the $1/f^3$ noise corner. Simulations show that the H3 voltage swing is 40% of the fundamental in the oscillator. It relaxes the requirement on the following DCO buffer.

Both the fundamental and H3 components in the DCO are fed forward to the buffer stage. Ideally, the buffer would only react to the H3 component, while discarding the fundamental component. To achieve this goal, a fundamental component cancellation technique is implemented in this design, as shown in Fig. 4. An LC tank is connected to the sources of the input devices ($M_1$). It exhibits a large impedance at the fundamental by means of parallel resonance at this frequency, while providing a very low impedance at H3. Therefore, the buffer acts as a common-source amplifier at H3, but with heavy degeneration at the fundamental. In other words, $M_1$ senses only the H3 component between its gate and source (i.e., $v_{gs}$). The fundamental component is therefore rejected. It also provides more gain to the signal of interest at 77 GHz. It is well known that a large blocker signal can desensitize the low-noise amplifiers (LNAs) in the receivers. The large 26 GHz tone herein could also desensitize the conventional 77 GHz buffers in a similar way. Since the 26 GHz ‘blocker’ is rejected before reaching the input transistors of the proposed 77 GHz buffer, it will not degrade the 77 GHz signal gain. As
The proposed 77/79 GHz frequency generator is prototyped in 16-nm FinFET CMOS. Fig. 10 shows the chip micrograph. It occupies a core area of 0.07 mm\(^2\). The phase noise (PN) and spectra of the generated E-band carrier are directly probed. 3 GHz outputs of the frequency dividers can also be conveniently monitored.

The 77/79 GHz DCO performance was measured using R&S FSW signal and spectrum analyzers with an external harmonic mixer (up to 90 GHz). The tuning range (TR) of the DCO is 68–84 GHz (21%), covering all radar channels with sufficient margin. The oscillator core consumes 10 mW from a 0.85 V supply. In this design, the 77/79 GHz buffer and 50-\(\Omega\) load driver stage deliver a maximum of +6 dBm power while consuming 10.2 and 15 mW, respectively. The measured leakage of the ~25.6 GHz fundamental is -61 dBc. Due to the common-mode leakage from the oscillator and nonlinearity of the driver, the second harmonic at 51.3 GHz is visible at -60 dBc. The leakage power level of the fundamental and second/third-harmonic tone at the output across the TR varies only 16 dB, 18 dB and 2.57 dB, as shown in Fig. 7. The fundamental and second/third-harmonic power levels satisfy the out-of-band emission mask with sufficient margin.

The PN of the free-running 77/79 GHz DCO are measured after the on-chip ÷8 frequency dividers and normalized to the 77 GHz carrier, as shown in Fig. 8. A record-low 1/f\(^3\) corner of 200 kHz for an automotive radar oscillator is observed. The PN referred to the 77 GHz and 3.2 GHz carriers are -97 dBc/Hz, -125 dBc/Hz at 1 MHz offset, respectively.

Fig. 9 shows the PN at 1 MHz offset and the corresponding FoM across the 21% TR. The PN varies between -96 and -97.5 dBc/Hz. The corresponding FoM changes between 180.4 and 181.8 dBc/Hz across the frequency range. Since the switched capacitors have lower Q-factor in the on-state, the FoM at lower frequencies decreases.

The performance of the proposed LO is summarized and compared to state-of-the-art 77/79 GHz and mm-wave oscillators in Table I. The FoM and FoM\(_T\) are 181.6 dB and 188.1 dB at 1 MHz offset, respectively. The FoM is 2 dB better than the prior record in [8] [9] with different CMOS process nodes and frequency band.

**IV. MEASUREMENT RESULTS**

The proposed 77/79 GHz frequency generator is prototyped in 16-nm FinFET CMOS. Fig. 10 shows the chip micrograph. It occupies a core area of 0.07 mm\(^2\). The phase noise (PN) and spectra of the generated E-band carrier are directly probed. 3 GHz outputs of the frequency dividers can also be conveniently monitored.

The 77/79 GHz DCO performance was measured using R&S FSW signal and spectrum analyzers with an external harmonic mixer (up to 90 GHz). The tuning range (TR) of

**V. CONCLUSION**

We presented a 77/79-GHz frequency generator implemented in 16-nm FinFET CMOS intended for automotive radar applications. It consists of a proposed third-harmonic digitally controlled oscillator (DCO) with a buffer rejecting its fundamental. It further utilizes custom single layer/multi-layer MoM switched-capacitors to achieve good matching, high quality factor and wide tuning range. The DCO and buffer core occupy 0.07 mm\(^2\), while consuming 20.2 mW from a 0.85 V supply. The DCO satisfies the -97 dBc/Hz PN at 1 MHz offset over the full E-band range.
TABLE I
PERFORMANCE COMPARISON WITH STATE-OF-THE-ART 77/79 GHz OUTPUT OSCILLATOR SYSTEMS AND OUR PRIOR WORK IN OLDER TECHNOLOGY [8].

<table>
<thead>
<tr>
<th></th>
<th>This work</th>
<th>JSSC'18</th>
<th>JSSC'18</th>
<th>JSSC'18</th>
<th>TMTT'13</th>
<th>JSSC'16</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS Technology</td>
<td>16nm FinFET</td>
<td>65nm</td>
<td>65nm</td>
<td>130-nm BiCMOS</td>
<td>65nm</td>
<td>40nm</td>
</tr>
<tr>
<td>Supply Voltage (V)</td>
<td>0.85</td>
<td>1/2.5</td>
<td>1</td>
<td>1.3-2.7</td>
<td>1.2</td>
<td>0.7/1</td>
</tr>
<tr>
<td>Type</td>
<td>HM extract &amp; cancellation</td>
<td>Freq. doubler</td>
<td>fundamental</td>
<td>frequency multiplier</td>
<td>fundamental</td>
<td>HM extract</td>
</tr>
<tr>
<td>Tuning Range (GHz)</td>
<td>68-84 (21%)</td>
<td>77-78.83 (2.3%)</td>
<td>67.8-81.4 (18.2%)</td>
<td>75-83 (10.1%)</td>
<td>75-78 (15.5%)</td>
<td>48.4-62.5 (25.4%)</td>
</tr>
<tr>
<td>PN (dBc/Hz)</td>
<td>-97</td>
<td>-81.7</td>
<td>-96</td>
<td>-97</td>
<td>-85.1</td>
<td>-100.1</td>
</tr>
<tr>
<td>1MHz</td>
<td>-117.2</td>
<td>NA</td>
<td>-116.5</td>
<td>-120</td>
<td>-110**</td>
<td>-122.3</td>
</tr>
<tr>
<td>10MHz</td>
<td>181.6</td>
<td>165.1</td>
<td>179.7</td>
<td>168.2</td>
<td>170.6</td>
<td>179.8</td>
</tr>
<tr>
<td>FoM (dBc/Hz)</td>
<td>181.8</td>
<td>NA</td>
<td>180</td>
<td>171.2</td>
<td>175.5</td>
<td>182</td>
</tr>
<tr>
<td>1MHz</td>
<td>188.3</td>
<td>NA</td>
<td>175</td>
<td>171.3</td>
<td>175.6</td>
<td>190.1</td>
</tr>
<tr>
<td>10MHz</td>
<td>470**</td>
<td>26.8</td>
<td>25</td>
<td>470**</td>
<td>6.8</td>
<td>13.5</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>Osc. 10</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>10.8</td>
<td>NA</td>
</tr>
<tr>
<td>Buf. 10.2</td>
<td>26.8</td>
<td>25</td>
<td>470**</td>
<td>6.8</td>
<td>9.6</td>
<td>22</td>
</tr>
<tr>
<td>Divider 2.47*</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>10.8</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Active Area (mm²)</td>
<td>0.07</td>
<td>0.2</td>
<td>0.06</td>
<td>0.72**</td>
<td>0.09**</td>
<td>0.1316</td>
</tr>
</tbody>
</table>

* Power consumption of the ~25 GHz frequency divider. ** graphically estimated.

REFERENCES