WIDEBAND FM DEMODULATION BY INJECTION-LOCKED DIVISION OF FREQUENCY DEVIATION

Applicant: Technische Universiteit Delft, Delft (NL)

Inventors: Akshay Visweswaran, Delft (NL); John Robert Long, Delft (NL); Robert Bogdan Staszewski, Delft (NL)

Assignee: Technische Universiteit Delft, Delft (NL)

Appl. No.: 14/247,534

Filed: Apr. 8, 2014

Related U.S. Application Data

Provisional application No. 61/829,976, filed on May 31, 2013.

A novel and useful wideband FM demodulator operating across an 8 GHz IF bandwidth for application in low-power, wideband heterodyne receivers. The demodulator includes an n-stage ring oscillator that is injection locked to a wideband input signal. Locking to the input frequency, it divides the FM deviation by n, thereby facilitating as well as reducing the energy required for wideband demodulation. The quadrature-phased output of the ring oscillator is auto correlated using a low-power folded CMOS mixer capable of detecting FM up to 400 Mb/s over a 2-10 GHz IF frequency range.
FIG. 2B

$\Delta f/f_c = 1.4$

FIG. 2C

$\Delta f/4$

FIG. 3

AUTO-CORRELATION
FIG. 4

FIG. 5
INCREASE IN POWER DOES NOT GREATLY AFFECT LARGE SIGNAL GAIN

FIG.10
WIDEBAND FM DEMODULATION BY INJECTION-LOCKED DIVISION OF FREQUENCY DEVIATION

REFERENCE TO PRIORITY APPLICATION


FIELD OF THE INVENTION

[0002] The present invention relates to the field of semiconductor integrated circuits and more particularly relates to a wideband Intermediate Frequency (IF) FM demodulator incorporating an injection locking ring oscillator circuit.

BACKGROUND OF THE INVENTION

[0003] In the field of radio receivers, portable or mobile receivers for low-cost, high-speed data links ideally should be compact, fully-integrated and consume minimal DC power. Simple modulation schemes, such as wideband FSK, are currently of interest for wireless local and personal area communication, where low-complexity receivers capable of robust data transfers at rates up to 1 Gbit/s are required. Down-conversion and demodulation of data streams on the order of Gbit/s at baseband frequencies has proven difficult with conventional circuit techniques within a reasonable power constraint. Demodulation at IF, using a heterodyne approach, simplifies the implementation of a wideband receiver, thereby saving power and chip area. Low-complexity prior art FM receivers are efficient and compact when processing data rates on the order of 100 kbps. Their wideband performance for data rates approaching 1 Gbit/s, however, is limited, as the power consumption increases in proportion to the increase in data rate.

[0004] There is thus a need for a low power FM demodulator that is able to operate across a relatively wide frequency band, and more particularly, operate over a wide fractional bandwidth f/Δf. The FM demodulator is preferably low cost, able to be constructed using commonly available semiconductor manufacturing processes and able to be integrated into a wide variety of system designs. In addition, the circuit should be able to accept a wideband input signal on the order of 2 to 10 GHz, have a fractional bandwidth greater than one and generate a demodulated output signal while minimizing power dissipation.

SUMMARY OF THE INVENTION

[0005] A novel and useful wideband FM demodulator operating across an 8 GHz IF bandwidth for application in low-power, wideband heterodyne receivers. The demodulator includes an n-stage ring oscillator that is frequency modulated by a wideband input signal. Locking to (1/n)th the input frequency, it divides the FM deviation by n, thereby reducing the energy required for wideband demodulation. The quadrature-phased output of the ring oscillator is autocorrelated using a low-power folded CMOS mixer capable of detecting FM up to 400 MHz over a 2 to 10 GHz IF frequency range.

[0006] An example embodiment describes an FM demodulator in which a four-stage ring oscillator is frequency modulated by a wideband input, locking it to 1/4th the input frequency. The locked-in oscillator reduces the FM deviation by a factor of four and provides convenient quadrature outputs over a wide bandwidth. The quadrature outputs are input to a folded CMOS autocorrelation mixer for coherent FM demodulation. The FM demodulator is applicable, for example, for use in multi-GHz IF low-power demodulators for wideband heterodyne receivers. Measurements at 4 Mbit/s data rate demonstrate demodulator operation from 2 to 10 GHz, i.e. a fractional bandwidth of 1.34, at a power consumption of 0.75 mW.

[0007] There is thus provided in accordance with the invention, an FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth comprising an injection-locked ring oscillator operative to receive a wideband input signal and provide division of frequency deviation thereof and a mixer operative to receive the output of the ring oscillator and to generate a demodulated output signal therefrom.

[0008] There is also provided in accordance with the invention, an FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth comprising an injection-locked ring oscillator operative to receive a wideband input signal and generate quadrature-phased outputs therefrom and an autocorrelation mixer operative to perform autocorrelation of the quadrature-phased output of the ring oscillator and to generate a demodulated output signal therefrom.

[0009] There is further provided in accordance with the invention, an FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth comprising an injection-locked ring oscillator operative to receive a wideband input signal and generate quadrature-phased outputs therefrom, a first autocorrelation mixer operative to perform autocorrelation demodulation of the quadrature-phased output of the ring oscillator and to generate a first intermediate demodulated signal therefrom, a first gain stage operative to amplify and filter the first intermediate demodulated signal, a second autocorrelation mixer operative to perform autocorrelation demodulation of the output of the first gain stage to generate a second intermediate demodulated output signal therefrom and a second gain stage operative to amplify and filter the second intermediate demodulated output signal to generate a demodulated output signal therefrom.

[0010] There is also provided in accordance with the invention, a method of FM demodulation, the method comprising injection-locking a ring oscillator adapted to receive a wideband input signal to generate quadrature-phased outputs therefrom and performing autocorrelation of the quadrature-phased output of the ring oscillator and generating a demodulated output signal therefrom.

[0011] There is further provided in accordance with the invention, an RF receiver comprising a low noise amplifier operative to receive a signal from an antenna coupled thereto, a first mixer operative to generate an IF signal based on a received signal and a local oscillator signal, an IF filter operative to filter the IF signal, an IF amplifier operative to amplify the filtered IF signal and an FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth comprising an injection-locked ring oscillator operative to receive the amplified IF signal, provide division of frequency deviation thereof and generate quadrature-phased outputs therefrom and a second mixer configured to perform autocorrelation of the quadrature-phased output of the ring oscillator and to generate a demodulated output signal therefrom.
BRIEF DESCRIPTION OF THE DRAWINGS

The invention is herein described, by way of example only, with reference to the accompanying drawings, wherein:

FIG. 1 is a high level block diagram illustrating an example heterodyne receiver with demodulation at IF; FIG. 1A is a block diagram illustrating a first example wideband injection-locking IF demodulator of the present invention;

FIG. 2B is a diagram illustrating example wideband input signal and fractional bandwidth;

FIG. 2C is a diagram illustrating example signal output of the ring oscillator;

FIG. 2D is a block diagram illustrating a second example wideband injection-locking IF demodulator of the present invention;

FIG. 3 is a block diagram illustrating an example autocorrelation mixer of the present invention;

FIG. 4 is a graph illustrating harmonic distortion as a function of division factor;

FIG. 5 is a graph illustrating harmonic distortion as a function of fractional bandwidth;

FIG. 6 is a schematic diagram illustrating an example injection locked ring oscillator;

FIG. 7 is a schematic diagram illustrating an example circuit implementation of each stage of the ring oscillator of FIG. 6;

FIG. 8 is a diagram illustrating an example autocorrelation mixer circuit suitable for use with the present invention;

FIG. 9 is a schematic diagram illustrating an example interface buffer circuit suitable for use with the present invention;

FIG. 10 is a graph illustrating voltage conversion gain as a function of RF amplitude;

FIG. 11 is a graph illustrating the spectrum of an example input signal;

FIG. 12 is a graph illustrating the spectrum of the signal output from the injection locked ring oscillator stage;

FIG. 13 is a graph illustrating an example demodulated 2 MHz triangular wave for a 7 to 8 GHz input; and

FIG. 14 is a graph illustrating the demodulated output spectrum of an example 7 to 8 GHz input signal modulated by a 2 MHz triangular signal.

DETAILED DESCRIPTION OF THE INVENTION

The present invention is a wideband, low power FM demodulator and related receiver circuit. The FM demodulator is based on a novel use of injection locking for division of multi-GHz FM deviation and wideband quadrature generation that operates across a frequency range of 2 to 10 GHz and in one embodiment, with a fractional bandwidth ratio Δf/fc = 1.4, while consuming 0.75 nJ/bit at 4 Mbps data rate. Simulations performed by the inventors predict that the circuit is capable of demodulating data at rates up to 400 Mbps (i.e. 7.5 Gb/s). In one embodiment, the total power consumption of the demodulator is 3 mW from a 1.2 V supply.

The integrated frequency-phase demodulator of the present invention is capable of operating over a fractional bandwidth Δf/fc greater than one and has been implemented in silicon and is capable of division of FM deviation and multi-GHz IF low-power demodulation.

A high level block diagram illustrating an example heterodyne receiver with demodulation at IF is shown in FIG. 1. The receiver circuit, generally referenced 10, comprises antenna 12 coupled to a low noise amplifier (LNA) 14. The received signal output of the LNA is mixed with a local oscillator (LO) signal 17 to yield an IF signal. The IF signal is filtered by IF filter block 18 and amplified by IF amplifier block 20 before being input to FM demodulator block 22 which generates output data 23.

In one embodiment of the invention, a ring oscillator is used to perform frequency division when injection locked. Multiphase injection is used to widen the locking range of the frequency dividers in a ring oscillator. In one embodiment, a 4-stage oscillator is used which requires anti-phased signals. Such a circuit has the benefit of fitting seamlessly into differential circuit chains. The embodiments of the invention presented herein are inherently compact inductor-less implementations which can be used for quartz crystal LC division and can even operate over two frequency octaves in the low GHz region. When driven by a wideband IF signal, the injection-locked oscillator behaves essentially like an adaptive filter, tracking the frequency having maximum power. The invention takes advantage of the ability of this circuit to lock to FM signals and divide the input signal bandwidth. This circuit technique is exploited to achieve superior wideband demodulation performance.

Injection locking effectively creates a bandpass filter for signal and noise and can work at input SNR values approaching approximately 0 dB. It is important to note that while the locked oscillator reduces FM deviation by virtue of division, the modulating frequency remains unaltered. The operating bandwidth is reduced by the division factor (e.g., four), which appreciably eases the bandwidth/power consumption trade-off in following stages. Quadrature phases inherent in the ring topology can be multiplied, and subsequently low pass filtered, to perform demodulation based on autocorrelation. This avoids the need for wideband phase shifters and complex frequency plans for I/Q generation.

The benefits of this injection locking approach to demodulation include: (1) insensitivity to noise (since noise is uncorrelated); (2) the ability to demodulate a wideband FM signal with a high fractional bandwidth; (3) significant reduction in power consumption by reducing the absolute bandwidth of operation thereby breaking the classical trade-off between power consumption and bandwidth; (4) power consumption is independent of data rate since the power consumption of the oscillator does not vary and it is able to lock to (and subsequently allow demodulation of) high and low data rate signals; (5) convenient wideband quadrature phase signals that reduce complexity, chip area and power consumption; (6) the circuit does not impose a harmonic distortion requirement on the preceding IF amplifier; (7) utilizes a folded CMOS mixer that allows for bias control for low Vdd (e.g., 1.2V) operation and allows the mixer quad to operate with close to zero bias current; (8) non-susceptibility to AM; and (9) inducerless circuit design reduces required chip area.

The high input drive required for injection locking, however, and its susceptibility to interferers are both addressed by the invention. In one embodiment, both these problems are alleviated by applying the injection locking/autocorrelation technique at IF rather than RF, where potential blockers can be filtered by the preceding stages. The design of the wideband IF amplifier is necessary for signal
gain, while the impact of interferers is substantially reduced by the directivity of mm-wave antennas.

A block diagram illustrating a first example wideband injection-locking IF FM demodulator of the present invention is shown in FIG. 2A. The IF demodulator circuit, generally referenced 30, is suitable for use in heterodyne receiver applications. The FM demodulator 30 comprises injection locking ring 32, I and Q amplifiers 31, 33, autocorrelation mixer 34 and amplifier 36. Quadrature outputs from the injection-locked input stage 32 are interfaced through buffers A1 and A3 to the autocorrelation mixer 34. The power consumption of the interface buffers and mixer are reduced considerably by the rail-to-rail output provided by the ring oscillator, and reduction of the input bandwidth by FM division. The low frequency demodulated output from the mixer is buffered for 50Ω measurement using class AB operational amplifiers 38, 39 in shunt feedback configuration. The ratio of the feedback and input resistances in the amplifier circuit 36 sets the voltage gain (e.g., 6 in this example embodiment), while the common mode output of the mixer and amplifier is set to V_DD/2 using V_refl thereby ensuring DC isolation.

A diagram illustrating example wideband input signal and fractional-bandwidth is shown in FIG. 2B. The IF frequency in this example is 6 GHz while the bandwidth of the signal of the IF amplifier is 8 GHz. The fractional bandwidth ratio 0.5 in this example is 1.4. A diagram illustrating example signal output of the ring oscillator 32 is shown in FIG. 2C. At the output of the ring oscillator in this example embodiment, the IF frequency is divided by four (i.e. 1.5 GHz). The frequency deviation is divided by four as well.

A block diagram illustrating a second example wideband injection-locking IF FM demodulator of the present invention is shown in FIG. 2D. The FM demodulator circuit, generally referenced 130, comprises an input bandpass filter 132, four stage ring oscillator 146, autocorrelation quadrature mixer 136, fully differential amplifier stages 138, 140, quadrature mixer for second autocorrelation demodulation 142 and differential buffer/amplifier circuit 144.

A block diagram illustrating an example autocorrelation mixer of the present invention is shown in FIG. 3. The autocorrelation mixer 40 comprises a multiplier circuit 42 adapted to receive the compressed I and Q input signals generated by the ring oscillator. The output of the mixer is low pass filtered using filter 44. It is important to note that the original modulated information carried by the input signal is not affected by the autocorrelation process, which is shown mathematically below.

An FM signal passed through a frequency divider of factor ‘n’ can be expressed as shown below.

\[ V_{IFM}(t) = X_c \cos(\omega_c t + \beta \cos(\omega_{in} t)) \]

\[ V_{FM,in}(t) = X_c \cos(\omega_c t + \beta \cos(\omega_{in} t)) \]

\[ \beta = \frac{\Delta \omega}{\omega_{in}}, \quad D = \frac{\Delta \omega}{\omega_c} \]

Where

\[ V_{FM,in} \] is the general form of an FM signal locking the ring oscillator.

\[ X_{in} \] is the amplitude.

\[ \omega_{in} \] is the carrier frequency.

\[ \beta \] is the modulation index of the signal before division.

\[ \omega_{in} \] is the original data (i.e. the modulating frequency in radians/s).

\[ V_{FM,in} \] is the output coming after running \( V_{FM,in} \) through the injection locking divider.

Note that the FM deviation (\( \Delta \omega \)) is scaled by a factor ‘n’. It can also be seen that the modulation index (\( \beta \)) is also scaled by ‘n’.

The 4-stage injection locked ring oscillator produces two sets of quadrature phase signals. Two of which can be used for autocorrelation. These are written as shown below:

\[ V_{FM, I}(t) = X_c \cos \left[ \omega_c t + \frac{\beta}{n} \cos(\omega_{in} t) \right] \]

\[ V_{FM, Q}(t) = X_c \cos \left[ \omega_c t + \frac{\beta}{n} \cos(\omega_{in} (t - \tau)) \right] \]

Where

\[ V_{FM, I} \] and \( V_{FM, Q} \) are the quadrature phased I and Q FM signals with divided frequency deviation.

\[ \tau \] corresponds to a delay of 90 degrees and is \( T/4 \) or \( \frac{\pi}{2\omega_{in}} \).

The autocorrelator 34 (FIG. 2A) functions to multiply and low-pass filter the signals \( V_{FM, I} \) and \( V_{FM, Q} \). The corresponding demodulated output takes the following form:

\[ \lim_{\tau \to 0} V_{\tau}(t) = \frac{X^2}{2} \sin \left[ \frac{n \Delta \omega}{2\omega_{in}} \sin(\omega_{in} \tau) \right] \]

Where \( V_\tau(t) \) is the demodulated output signal.

The expression for the demodulated output is that of classical FM demodulation, and it is important to note that the data signal (\( \omega_{in} \)) is retained after division of frequency deviation through injection-locking. This method further reduces distortion and enables wideband demodulation, which otherwise is not feasible. The first ‘sin’ term expression above

\[ \frac{n \Delta \omega}{2\omega_{in}} \]

is a fixed term that depends on the number of oscillator stages n. The second ‘sin’ term \( \omega_{in} \) includes the original modulated data \( \omega_{in} \).

A graph illustrating harmonic distortion as a function of division factor is shown in FIG. 4. The curve 46 represents the third harmonic distortion (HD3), i.e. the ratio of the power of the fundamental component and the undesired 3rd harmonic component, and curve 47 represents the fifth harmonic distortion (HD5), i.e. the ratio of the power of the fundamental component and the undesired 5th harmonic com-
ponent. At a division factor of four (the example embodiment described herein), distortion drops approximately 26 dB for curve 46 and approximately 52 dB for curve 47. In general, as the division factor increases, the distortion drops.

[0054] A graph illustrating harmonic distortion as a function of fractional bandwidth is shown in FIG. 5. Curve 120 represents a division factor of 1 and curve 124 represents a division factor of 4. As indicated in the graph, distortion increases as the fractional bandwidth ratio Δf/IF increases. Curve 122 illustrates the harmonic distortion as a function of fractional bandwidth for a simulated version of the FM demodulator. The area of the graph where curve 122 crosses curve 120 represents the point where the ring oscillator drops out of lock. As indicated, for a given fractional bandwidth, the inversion provides a significant improvement in reduced distortion levels. For the case of a 4-stage ring oscillator and a fractional bandwidth Δf/IF of 1, the third harmonic distortion (HD3) is improved by approximately 30 dB.

[0055] The circuit design aspects of the building blocks of the FM demodulator shown in FIGS. 2A and 2D will now be described in more detail. A schematic diagram illustrating an example injection locked ring oscillator to perform frequency division is shown in FIG. 6. The injection locked ring oscillator, generally referenced 50, comprises differential ring oscillator stages 52, 54, 56, 58, injection locking MOS transistors M1, M2, M3, and M4. Shown for illustration purposes only, the four-stage divide by four ring oscillator shown in FIG. 6 comprises the input stage of the FM demodulator. In one embodiment, it is differentially injection locked to the wideband input signal through switches M1, M2. The use of differential injection locking serves to improve the injection locking range. The coupling transistors M1, M2 are preferably configured for maximum gain to maximize the conversion of the input RF signal into current added into the ring oscillator. In addition, the biasing point of transistors M1, M2, M3, and M4 in one embodiment, is chosen to be 0.6V, which serves to improve locking performance. The biasing, however, can be varied to improve locking performance depending on the implementation.

[0056] In one embodiment, the stages of the ring comprise a differential (highly non-linear) amplifier with a cross coupled PMOS load as shown in FIG. 7. Each stage of the ring oscillator, generally referenced 51, comprises MOS transistors M1, M2, M3, M4. The cross-coupled PMOS load provides local positive feedback and ensures that the outputs charge and discharge rapidly. The transistors are sized for (1) the operating, (2) frequency band, (3) minimum power consumption and (4) maximum locking range when operated from a 1.2V supply.

[0057] In this example embodiment, the dimensions of the transistors include M1, M2= [800n/60n], M3, M4= [800n/60n], M5, M6= [800n/60n], M7, M8= [800n/60n]. Cross-coupled NMOS transistors M9 and M10, M11, M12, M13, provide additional negative resistance in the event of startup failure, controlled by VDC. Coupling transistors M14, M15 across the output of each stage are sized for maximum gain to enlarge the locking range, and therefore mitigate the impact of VDC on the output frequency. Frequency tuning is implemented at the tail node, where M1 is operated in triode configuration as a variable resistor controlled by VTFD.

[0058] Note that appending the ring oscillator delay cell with a tail current source functions to limit phase instability by limiting the available DC current. The ability to control the DC current enables the circuit to be configured to just marginally begin oscillations by meeting the well-known Barkhausen stability criterion for oscillation. This ensures that the self oscillation is not very strong and the circuit is therefore more responsive to an external locking signal.

[0059] Note further that additional start up control is provided as a backup measure in each ring oscillator cell (the NMOST transistor pair M1, M2 in FIG. 7) in case there is not sufficient loop gain to start-up oscillations. Depending on the actual implementation of the circuit, this transistor may be optional.

[0060] The PMOS cross coupled load (PMOS transistor pair M3, M4) adds local positive feedback which reduces the filtering property of the loop and ensures the outputs rise and fall quickly.

[0061] In this example embodiment, the oscillator has a 67% tuning range from 900 MHz to 1.3 GHz. The ring oscillator draws between 350 to 500 μA per stage, depending on VTFD. The DC voltage VDC ensures that transistors M1, M2 remain in saturation (with respect to the amplitude driving their gate) in order to provide maximum gain. The optimal value of VDC cannot, however, be determined a priori and is therefore obtained iteratively. Frequency sensitivity is maximum at the oscillator’s free running fo, but can also be controlled with VDC. In this example, all measurements are made with VDC set to 0.6V. Adequate drive and bias at the input of M1 further ensures that the oscillator does not fall out of lock, which would distort the demodulated waveform. The injection locking stage was also characterized as a standalone IC in order to ascertain its frequency response to wideband signals. These data are presented and discussed infra.

[0062] In an FM signal, the modulating frequency (fM) is typically orders of magnitude below the carrier, and does not affect the frequency tracking ability of the locked-in ring oscillator. It is noted that both fM and fC are used in this document to imply the same frequency quantity where the former in expressed in Hertz and the latter in radians/s. A data rate (i.e. twice fM) limitation is imposed by the assumption that the carrier frequency is much higher than fM, for an autocorrelator demodulator. Simulations performed by the inventors suggest that the injection-locked demodulator of the present invention is capable of detecting FM signals coherently when the IF carrier is in order of magnitude higher than the modulating signal. This limits the maximum data rate to approximately 400 Mbps at the 2 GHz band edge, and greater than 1 Gbit/s between 8 and 10 GHz.

[0063] A diagram illustrating an example autocorrelation mixer circuit suitable for use with the present invention is shown in FIG. 8. The mixer circuit, generally referenced 100, comprises transistors M1, M2, M3, M4, M5, M6, M7, M8, M9, M10, M11, M12, M13, amplifier A1, resisters R1, R2, R3, R4, and capacitors C1, C2. In this example mixer, the maximum load capacitance C2 is 80 pf maximum and R1 is 30 kΩ.

[0064] In one example embodiment, the mixer circuit is constructed to comprise a folded mixer topology. It is common for mixers operating from low supply voltages to encounter headroom limitations and the tail current is often sacrificed at the expense of bias regulation and common-mode performance. To alleviate this, the mixer circuit 100 comprises complimentary transistors at its input ports. The switching quad comprises NMOS transistors M1, M2, while PMOS transistors M3, M4 form the RF port. In this embodiment, the PMOS device widths are twice that of the NMOS quad transistors to ensure equal loading in the I and Q paths. Current I1 determines the current in M1, while current I2 sets
their difference to be equally distributed between $M_{1\mu 1}$. In this manner, there is accurate control over the circuit’s biasing.

[0065] The simulated common mode suppression from 0.5 to 2.5 GHz (i.e. the intended band of operation, since the 2-10 GHz input is divided by four by the injection locked oscillator (ILO) varies from 40-50 dB at either port. The mixer conversion gain is limited by the output impedance of tail current sources $M_{\mu 1\mu 1}$ and a 75Ω degeneration resistance is employed at each source node to increase their respective output impedances. The injection-locked stage provides a rail-to-rail swing that allows the mixer to be constructed for low power consumption.

[0066] Measurements have been made with both $I_2$ set to 150 μA. The output is set to 0.6V DC using common mode feedback (CMFB). The CMFB amplifier comprises an NMOS folded-cascode amplifier that consumes 30 μA. Compensation capacitance $C_{\alpha}$ stabilizes the CMFB loop, for a maximum load capacitance of 80 pF. The mixer load is set by the input resistor $R_{\alpha}$ of the feedback network of the output stage as shown in FIGS. 2A and 2D, and in this example embodiment is 30 kΩ. The minimum current in transistors $M_{\mu 1\mu 1}$ to ensure a stable CMFB loop is 25 μA each.

[0067] Gate interface buffers $A_{\alpha}$, $A_{\beta}$, and $A_{\gamma}$ (FIG. 2A) between the oscillator output and the autocorrelation mixer are shown in more detail in FIG. 9. Note that only the $A_{\alpha}$ path is shown for illustration purposes. Although not shown, an identical interface buffer is used for the $L_1$ path. The interface buffer circuitry, generally referenced 60, comprises transistors $62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84$, inverting buffers $61$, resistors $88$, $90, 92, 94, 98, 100, 102, 104$ and capacitors $86, 87, 96, 97$. The circuit comprises 3-inverter fan-out topology. Cross-coupled inverters between the differential paths function to preserve inverse phases, while the output DC level is set by a resistive divider (i.e. resistors $90, 92$ and $100, 102$).

[0068] The inter-stage network has a 40 MHz high-pass characteristic and does not attenuate the propagating signal. The output amplifiers in circuits 36 (FIG. 2A) and circuit 144 (FIG. 2D) provide low pass filtering in addition to the mixer load and can be made integral to the process of demodulation. Class AB operational amplifiers $38, 39$ (FIG. 2A) drive the 50Ω load efficiently. In one embodiment, the amplifiers’ quiescent current is 800 μA.

[0069] A graph illustrating voltage conversion gain as a function of RF amplitude is shown in FIG. 10. As the graph indicates, conversion gain decreases with large RF signal (i.e. $I_1$ to $M_{1\mu 1}$ in the mixer circuit of FIG. 8; the Q input is the same). In addition, increasing power consumption does not have much impact on large signal conversion gain. Curve 110 represents the maximum current draw ($I_1$ and $I_2$ shown in FIG. 8); curve 112 represents the mid-level current draw; and curve 114 represents the minimum current draw. Thus, it is preferable to maintain the mixers at low power and obtain gain from the II’ amplifier 20 (FIG. 1).

[0070] The demodulator of the present invention has been implemented in 65 nm CMOS technology. The core area comprises approximately 624×277 μm². In one embodiment, the free running oscillator has band edges of 900 MHz and 1.8 GHz. The measured tuning range is 67% around 1.35 GHz. The 2 to 10 GHz bandwidth has been measured in bands of 1 GHz. In one embodiment, testing was limited to 4 Mbps data rate (i.e. while the simulated data rate limit of the circuit is approximately 400 Mbps).

[0071] A graph illustrating the spectrum of an example input signal is shown in FIG. 11. A graph illustrating the spectrum of the output signal from the injection locked ring oscillator stage is shown in FIG. 12. The graph in FIG. 11 shows division of the frequency spectrum at the middle of the band. A 1 GHz input signal (FIG. 11) is divided down by a factor of four, while retaining the modulating frequency. The 1 GHz bandwidth signal applied to the input gets divided down by a factor of four to 250 MHz as shown in FIG. 12. FIGS. 11 and 12 show the frequency responses at mid-band (i.e. 4 to 5 GHz). The output is single ended in both cases and the second harmonic suppression is approximately 20 dB that indicates the oscillator is within its locking range. Locking limits are determined by the oscillator’s $I_{\alpha}$ and the amplitude driving transconductance stages $M_{1\mu 1\mu 1}$.

[0072] A graph illustrating an example demodulated output 2 MHz triangular wave for a 7 to 8 GHz input signal is shown in FIG. 13. A graph illustrating the demodulated output spectrum of an example 7 to 8 GHz input signal modulated by a 2 MHz triangular signal is shown in FIG. 14. The input RF band in this case is at 7 to 8 GHz, $V_{C\alpha}$ is 0.6 V and $I_{\alpha}$ is 1.5 GHz. The modulating signal is set to 2 MHz, and a triangular wave is used to obtain a flat RF power spectrum. The demodulated waveform is a 2 MHz triangular wave, with the second harmonic component suppressed by approximately 24 dB, as shown in FIG. 14. The peak-to-peak swing is approximately 1 V.

[0073] The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components and/or groups thereof.

[0074] The corresponding structures, materials, acts and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the invention in the form disclosed. As numerous modifications and changes will readily occur to those skilled in the art, it is intended that the invention not be limited to the number of embodiments described herein. Accordingly, it will be appreciated that all suitable variations, modifications and equivalents may be resorted to, falling within the spirit and scope of the present invention. The embodiments were chosen and described in order to best explain the principles of the invention and the practical application and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.

What is claimed is:

1. An FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth, comprising:

- an injection-locked ring oscillator operative to receive a wideband input signal and provide division of frequency deviation thereof; and
a mixer operative to receive the output of said ring oscillator and to generate a demodulated output signal therefrom.

2. The demodulator circuit according to claim 1, wherein said ring oscillator comprises a four stage divide by four ring oscillator operative to divide FM deviation by four.

3. The demodulator circuit according to claim 2, wherein each stage of said ring oscillator comprises a differential amplifier.

4. The demodulator circuit according to claim 1, wherein said ring oscillator generates quadrature outputs.

5. The demodulator circuit according to claim 4, wherein said ring oscillator generates differential quadrature outputs.

6. The demodulator circuit according to claim 1, wherein said mixer is configured as an autocorrelation mixer.

7. The demodulator circuit according to claim 6, wherein said autocorrelation mixer is constructed to have a common mode feedback (CMFB) folded CMOS configuration.

8. The demodulator circuit according to claim 1, wherein said injection-locked ring oscillator comprises a plurality of injection-locked ring oscillators.

9. The demodulator circuit according to claim 8, wherein said mixer comprises a plurality of mixer stages.

10. The demodulator circuit according to claim 1, wherein the absolute bandwidth of operation of said demodulator circuit is reduced thereby reducing power consumption.

11. The demodulator circuit according to claim 1, wherein the power consumption of said oscillator remains the same regardless of the data rate of input signal thereby enabling the locking to and subsequent demodulation of low and high data rate signals.

12. The demodulator circuit according to claim 1, further comprising a buffer operative to provide low pass filtering to the output of said mixer.

13. The demodulator circuit according to claim 1, wherein said injection-locked ring oscillator is adapted to operate effectively as an adaptive filter.

14. An FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth, comprising:

an injection-locked ring oscillator operative to receive a wideband input signal and generate quadrature-phased outputs therefrom; and

an autocorrelation mixer operative to perform autocorrelation of the quadrature-phased output of said ring oscillator and to generate a demodulated output signal therefrom.

15. The demodulator circuit according to claim 14, wherein said ring oscillator comprises a four stage divide by four ring oscillator operative to divide FM deviation by four.

16. The demodulator circuit according to claim 14, wherein said ring oscillator generates differential quadrature outputs.

17. The demodulator circuit according to claim 14, further comprising a buffer coupled to the output of said mixer.

18. The demodulator circuit according to claim 17, wherein said buffer provides low pass filtering to the output of said mixer.

19. An FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth, comprising:

an injection-locked ring oscillator operative to receive a wideband input signal and generate quadrature-phased outputs therefrom; and

an autocorrelation mixer operative to perform autocorrelation of the quadrature-phased output of said ring oscillator and to generate a demodulated output signal therefrom.

20. The demodulator circuit according to claim 19, wherein the power consumption of said oscillator remains the same regardless of the data rate of input signal thereby enabling the locking to and subsequent demodulation of low and high data rate signals.

21. A method of FM demodulation, the method comprising:

injecting a ring oscillator adapted to receive a wideband input signal to generate quadrature-phased outputs therefrom; and

performing autocorrelation of the quadrature-phased output of said ring oscillator and generating a demodulated output signal therefrom.

22. The method according to claim 21, wherein said ring oscillator comprises a four stage divide by four ring oscillator operative to divide FM deviation by four.

23. The method according to claim 21, wherein said ring oscillator generates differential quadrature outputs.

24. The method according to claim 21, further comprising buffering the signal output of said mixer.

25. An RF receiver, comprising:

a low noise amplifier operative to receive a signal from an antenna coupled thereto;

a first mixer operative to generate an IF signal based on a received signal and a local oscillator signal;

an IF filter operative to filter said IF signal; and

an IF amplifier operative to amplify said filtered IF signal; and

an FM demodulator circuit for demodulating a wideband FM signal with a high fractional bandwidth, comprising:

an injection-locked ring oscillator operative to receive a wideband input signal and generate quadrature-phased outputs therefrom; and

an autocorrelation mixer operative to perform autocorrelation of the quadrature-phased output of said ring oscillator and to generate a demodulated output signal therefrom.

26. The RF receiver according to claim 25, wherein said ring oscillator comprises a four stage divide by four ring oscillator operative to divide FM deviation by four.

27. The RF receiver according to claim 25, wherein said ring oscillator generates differential quadrature outputs.

28. The RF receiver according to claim 25, further comprising a buffer coupled to the output of said mixer.

29. The RF receiver according to claim 25, wherein the power consumption of said oscillator remains the same regardless of the data rate of input signal thereby enabling the locking to and subsequent demodulation of low and high data rate signals.