Cyber-Attack Detection on an Industrial Control System Testbed using Dynamic Watermarking

A Power Grid Application

G. van den Broek
Cyber-Attack Detection on an Industrial Control System Testbed using Dynamic Watermarking

A Power Grid Application

by

G. van den Broek

to obtain the degree of Master of Science of Systems and Control at the Delft University of Technology, to be defended publicly on Thursday August 25, 2022 at 10:00 AM.

Student number: 4380541
Project duration: September 1, 2021 – August 25, 2022
Thesis committee: Dr. R. M. G. Ferrari, TU Delft, supervisor
Ir. T. Keijzer, TU Delft, supervisor

Cover image is “Power pylons at sunset” by Matthew Henry on Unsplash.

An electronic version of this thesis is available at http://repository.tudelft.nl/.
Abstract

An Industrial Control System (ICS) is used to monitor and control industrial processes and critical infrastructure, and is therefore crucial to modern society. This makes them attractive targets for malicious cyber-attacks, which have become more advanced and abundant in recent history. To properly defend ICSs from these cyber-attacks, appropriate cyber-defensive mechanisms should be continuously designed and updated, cyber-attack detection mechanisms included. These mechanisms should undergo sufficient testing before being implemented in actual ICSs to minimise unforeseen consequences. Existing literature indicates that Dynamic Multiplicative Watermarking (DMWM) is a promising form of cyber-attack detection, which could improve overall detection performance. Thus far, this technique has not yet been applied to Automatic Generation Control (AGC) (a prominent form of Load Frequency Control (LFC) in power grids) to detect data integrity attacks (specifically scaling and replay attacks).

Ergo, this research aims at testing the performance of DMWM against data integrity attacks on AGC. To perform attack detection, a Luenberger observer it utilised. This observer generates a residual, which is compared to a robustly designed threshold. For the purpose of adequate testing, the HILDA (Hardware-In-the-Loop Detection of Attacks) testbed is designed and constructed. By using this testbed, more realistic scenarios can be simulated than with regular desktop simulations. After verifying the correct construction of the testbed, the DMWM performance is examined both on a desktop simulation environment using MATLAB & Simulink, and on the HILDA testbed. It is shown that the addition of DMWM increases the detection performance in the context of both scaling and replay attacks. For replay attacks, this performance increases notably, while for scaling attacks the improvement is more modest. It is shown that, overall, the attacks are detected more quickly when simulated on the HILDA testbed compared to simulations performed on the MATLAB & Simulink environment. On the other hand, the overall detection ratio was better when simulated on the MATLAB & Simulink environment. This discrepancy in detection performance demonstrates the added value of the HILDA testbed.
"Don’t hope that events will turn out the way you want, 
welcome events in whichever way they happen; 
this is the path to peace."

— Epictetus, Enchiridion
Preface

Combining the worlds of information and operational technology: for me, the thesis would have to revolve around this highly pressing topic (or "something with music"). Dr. Ferrari was kind enough to inform me that, coincidentally, another MSc Systems and Control student (Ir. V. Ranade) was writing his thesis on an industrial control system testbed (i.e. operational technology), which was specifically designed to be subjected to cyber-attacks (i.e. information technology). If I so desired, I would be the student further designing, constructing and utilising this testbed. And so it happened.

As a student of Systems and Control, the theoretical topic on industrial control systems was inside my comfort zone. However, practically building a testbed and involving information technology were not. Exploring these subjects was highly challenging and entertaining at the same time. In the end, I hope to have done a sufficiently successful job in developing the HILDA testbed which, together with her sisters, will provide a platform for plentiful more research. One solemn remark: Due to the 'special military operation' in Ukraine, this research has obscuresly become more relevant than it already was one year back in time. Hopefully the developments regarding cyber-attacks will not outperform those of cyber-security measures in the ever-lasting cat-and-mouse game between the two.

I would like to sincerely thank my head supervisor, Dr. R. M. G. Ferrari. Despite teaching courses, conducting research, attending conferences, and supervising PhD candidates and countless other thesis students, he managed to provide wise guidance in this project. During meetings, we enjoyed talking about the HILDA testbed so much that we often lost track of time. I would also like to express my appreciation towards my daily supervisor, Ir. T. Keijzer. Sometimes literally on a daily basis, we would squabble about the progress and game plan of this project. Despite busy or difficult periods he encountered himself, he was always up for providing feedback, without which this thesis would not have been the same. The joint coffee breaks were welcome intermezzos as well. On top of that, I wish to thank the lab personnel, W.H.A. Wien, W.J.M. van Geest and D. Kromm, who offered their help more often than was previously acknowledged. Last but not least, allow me to convey my gratitude towards my family and friends, whom never lost faith in the prosperous completion of this project.

Geert van den Broek
July 14, 2022
Contents

Abstract ii
Preface iv

1 Introduction 1

2 Background and Related Work 4
  2.1 Industrial Control Systems 4
    2.1.1 Dominant Architectures 4
    2.1.2 Relevant Components 6
    2.1.3 Communication Protocols 6
    2.1.4 System Applications 7
  2.2 Cyber-Attacks 9
    2.2.1 Exploitable Automatic Generation Control Vulnerabilities 9
    2.2.2 Types of Cyber-Attack 9
  2.3 Intrusion Detection Systems 10
    2.3.1 Passive Intrusion Detection Systems 10
    2.3.2 Active Intrusion Detection Systems 11
  2.4 Industrial Control System Testbeds 11
    2.4.1 Testbed Approaches 11
    2.4.2 Existing Testbeds 12
  2.5 Related Work 12
    2.5.1 Preliminary Research Closest to this Study 12
    2.5.2 Most Relevant Surveys 13
  2.6 Conclusion 13

3 Modelling of Load Frequency Control and Data Integrity Attack 14
  3.1 Load Frequency Control Dynamics 14
    3.1.1 Load Frequency Control Modelling Approaches 14
    3.1.2 Generator-Load Dynamics 16
    3.1.3 Tie-Line Power Dynamics 17
    3.1.4 Governor Dynamics 17
    3.1.5 Turbine Dynamics 18
    3.1.6 Automatic Generation Control Feedback 18
  3.2 Load Frequency Control State Space Model 18
    3.2.1 Continuous-Time Area Models 18
    3.2.2 Continuous-Time Automatic Generation Control Model 19
    3.2.3 Discrete-Time Models 20
  3.3 Data Integrity Attack Modelling 20
    3.3.1 Scaling Attack 21
    3.3.2 Replay Attack 21
  3.4 Conclusion 21

4 Design of Observer-Based Detection with Watermarking 22
  4.1 Observer Design 22
    4.1.1 Placement of Luenberger Observer 22
    4.1.2 State Estimation and Residual Generation 23
  4.2 Dynamic Multiplicative Watermarking Design 23
    4.2.1 Watermarker Placement 23
    4.2.2 Watermarking and Equalising Filter Design 24
  4.3 Detection of Data Integrity Attacks 25
## 5 Design and Configuration of the Testbed

### 5.1 Testbed Preliminaries

- **Testbed Motivation**: ...
- **Testbed Constraints**: ...

### 5.2 Testbed Appliances

- **Required Appliances**: ...
- **Real-Time Simulator**: dSPACE MicroAutoBox II 1401/1513/1514 ...
- **Programmable Logic Controller**: Beckhoff C6030-0060 ...
- **Input/Output Modules**: Beckhoff EK1100 and ELx004 ...
- **Ethernet Switch**: HP E3800 48G-4SFP+ (J9574A) ...
- **Management and Attack PC**: ...
- **Power Supply**: Beckhoff PS1011-2410-0000 ...

### 5.3 Hardware Schematics

- **Mounting Schematics**: ...
- **Power Wiring Schematics**: ...
- **Communication Wiring Schematics**: ...

### 5.4 Software Configuration

- **Local Area Network Configuration**: ...
- **Real-Time Interface and ControlDesk**: ...
- **Programmable Logic Controller Software**: TwinCAT 3 ...
- **Attack PC Operating System**: Oracle VM VirtualBox ...

### 5.5 Conclusion


## 6 Results

### 6.1 Model and Design Testing in MATLAB & Simulink

- **Load Frequency Control and Automatic Generation Control Verification**: ...
- **Data Integrity Attack Verification**: ...
- **Watermarking and Luenberger Observer Verification**: ...

### 6.2 Design and Configuration Testing of the Testbed

- **Physical Wiring of the Testbed**: ...
- **Network Configuration of the Testbed**: ...
- **Cyber-Attack Configuration**: ...

### 6.3 Validation of Watermarking Performance on the Testbed

### 6.4 Conclusion


## 7 Discussion

### 7.1 Performance of Frequency Control and Cyber-Attacks

- **Performance of Frequency Control**: ...
- **Performance of Data Integrity Attacks**: ...

### 7.2 Performance of Testbed Simulations

- **Performance of Physical Analogue Signal Wiring**: ...
- **Configuration Outcome of Attack PC**: ...

### 7.3 Performance of Intrusion Detection System

- **Similarities of Desktop and Testbed Simulations**: ...
- **Differences of Desktop and Testbed Simulations**: ...

### 7.4 Conclusion


## 8 Conclusions and Recommendations

### 8.1 Conclusions

### 8.2 Recommendations


## Bibliography

- **Considered Watermarking Studies**: ...

## Appendix

- **Ordered Testbed Parts**: ...
- **Extended Testbed Setup**: ...
<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>D  Useful Tutorials for Testbed Design, Construction and Configuration</td>
<td>76</td>
</tr>
<tr>
<td>E  Simulation Codes</td>
<td>77</td>
</tr>
<tr>
<td>F  Testbed Verification Experiments</td>
<td>78</td>
</tr>
<tr>
<td>Glossary</td>
<td>81</td>
</tr>
</tbody>
</table>
List of Figures

1.1 Visualised thesis contributions ........................................... 2
1.2 Visualised thesis outline .................................................. 3
2.1 Explanatory example of an industrial control system [171] .......... 5
2.2 Explanatory example of an load frequency control loop [141] ....... 8
3.1 Load frequency control with combined area and automatic generation control model ................................................................. 15
3.2 Load frequency control with split area and combined automatic generation control model ................................................................. 15
3.3 Load frequency control with split area and automatic generation control model ................................................................. 15
3.4 Schematics of a two-area load frequency control system ................. 17
3.5 Simplified schematics of a two-area load frequency control system ................................................................. 18
3.6 Simplified schematics of a two-area load frequency control system under a data integrity attack ................................................................. 20
4.1 Simplified schematics of a two-area load frequency control system under a data integrity attack with detection ................................. 22
4.2 Simplified schematics of a two-area load frequency control system under a data integrity attack with detection and watermarking ................................. 24
5.1 Deployment of the simplified schematics on each testbed component ................................................................. 28
5.2 Simplified schematics of TwinCAT environments .......................... 29
5.3 Photographs of the testbed inside the lab for Systems and Control ................................................................. 31
5.4 Front perspective of the Beckhoff equipment and DIN rail placement (on scale) ................................................................. 32
5.5 Wiring schematics of the testbed ................................................ 33
5.6 Simulink load frequency control two-area model with dSPACE blocks ................................................................. 37
5.7 Real-time process of the testbed programmes, compared to the simplified load frequency control model ................................................................. 39
6.1 Load profiles of both load frequency control areas .......................... 42
6.2 Impact of the automatic generation control mechanism on the load frequency control input and output values ................................................................. 42
6.3 System performance impact of a scaling attack with \( t_0 = 300s \) ................................................................. 43
6.4 System performance impact of a replay attack with \( T = 50s, t_r = 250s \) and \( t_0 = 300s \) ................................................................. 43
6.5 Configuration of \( \alpha \) and \( \delta \) to obtain the residual thresholds of the measurements ................................................................. 44
6.6 Watermarking filter output responses to a constant unit signal input ................................................................. 44
6.7 Zoomed in transient watermarking filter output responses to a constant unit signal input ................................................................. 45
6.8 Residuals and thresholds during a scaling attack without watermarking and \( t_0 = 300s \), simulated on the desktop ................................................................. 45
6.9 Residuals and thresholds during a scaling attack with watermarking and \( t_0 = 300s \), simulated on the desktop ................................................................. 46
6.10 Residuals and thresholds during a replay attack without watermarking and \( T = 50s, t_r = 250s \) and \( t_0 = 300s \), simulated on the desktop ................................................................. 46
6.11 Residuals and thresholds during a replay attack with watermarking and \( T = 50s, t_r = 250s \) and \( t_0 = 300s \), simulated on the desktop ................................................................. 47
6.12 Disturbance due to analogue signal wires which transport \( \Delta f_1[k], \Delta f_2[k], \Delta P_{tie}[k], \Delta P_g[k] \) and \( \Delta P_{tie}[k] \), respectively, as measured at the input terminals when transmitting a 0 and a 0.9 signal ................................................................. 48
6.13 Residuals and thresholds during a scaling attack without watermarking and \( t_0 = 300s \), simulated on the testbed ................................................................. 50
6.14 Residuals and thresholds during a scaling attack with watermarking and $t_0 = 300s$, simulated on the testbed ........................................... 50
6.15 Residuals and thresholds during a replay attack without watermarking and $T = 50s$, $t_r = 250s$ and $t_0 = 300s$, simulated on the testbed ........................................... 51
6.16 Residuals and thresholds during a replay attack with watermarking and $T = 50s$, $t_r = 250s$ and $t_0 = 300s$, simulated on the testbed ........................................... 51
7.1 Response of $\Delta P_{ci}[k]$ to a replay attack on $y_p[k]$ and $u_c[k]$ with $T = 50s$, $t_r = 250s$ and $t_0 = 300s$, while non-constant load profiles are inputted into the system, simulated on the desktop ........................................... 54
C.1 Setup of the extended testbed [168] ........................................... 75
List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Timeline of a selection of industrial control system cyber-incidents</td>
<td>1</td>
</tr>
<tr>
<td>2.1</td>
<td>Frequency regulation sequence in power grids</td>
<td>8</td>
</tr>
<tr>
<td>2.2</td>
<td>Evaluation of testbed categories, based on [166]</td>
<td>12</td>
</tr>
<tr>
<td>3.1</td>
<td>Load frequency control parameters</td>
<td>16</td>
</tr>
<tr>
<td>5.1</td>
<td>Summary of device mounting requirements</td>
<td>31</td>
</tr>
<tr>
<td>5.2</td>
<td>Overview of all analogue outputs, analogue inputs and remaining wired connections from the perspective of the dSPACE simulator</td>
<td>35</td>
</tr>
<tr>
<td>5.3</td>
<td>Testbed devices and their addresses</td>
<td>36</td>
</tr>
<tr>
<td>5.4</td>
<td>Non-default Simulink Coder configuration parameters</td>
<td>36</td>
</tr>
<tr>
<td>5.5</td>
<td>Non-default PLC Coder configuration parameters</td>
<td>38</td>
</tr>
<tr>
<td>5.6</td>
<td>Non-default VirtualBox configuration parameters</td>
<td>40</td>
</tr>
<tr>
<td>6.1</td>
<td>Thesis verification and validation process</td>
<td>41</td>
</tr>
<tr>
<td>6.2</td>
<td>Six simulation attack scenarios</td>
<td>42</td>
</tr>
<tr>
<td>6.3</td>
<td>Detection performance for each attack scenario with or without watermarking, simulated on the desktop</td>
<td>47</td>
</tr>
<tr>
<td>6.4</td>
<td>Detection performance for each attack scenario with or without watermarking, simulated on the testbed</td>
<td>49</td>
</tr>
<tr>
<td>A.1</td>
<td>Overview of considered watermarking papers</td>
<td>73</td>
</tr>
<tr>
<td>B.1</td>
<td>Overview of ordered parts for the construction of the testbed</td>
<td>74</td>
</tr>
<tr>
<td>D.1</td>
<td>Overview of the tutorials consulted for the construction of the testbed</td>
<td>76</td>
</tr>
<tr>
<td>E.1</td>
<td>Central codes of this study</td>
<td>77</td>
</tr>
</tbody>
</table>
An Industrial Control System (ICS) is used to monitor and control processes across the whole spectrum of industry, including critical infrastructure [145], even on a global scale [210]. Examples of ICS domains are manufacturing, energy production and distribution, (waste)water processing, and transportation. As a consequence of their principal role in society, failure of these systems can have devastating economical, social and even fatal consequences [193]. This makes them attractive targets for malicious attackers, cyber-attackers included. According to the World Economic Forum, threats to cybersecurity belong to the top five of global risks confronting worldwide nations [97]. To illustrate the imminent danger of cyber-attacks on ICSs, a handful of cyber incidents is provided in Table 1.1, which is just a microscopic selection of all cyber-attacks conducted on ICSs in the last few decades [85, 93, 133, 134, 135, 159, 179]. Though the ‘Stuxnet’ cyber-attack is the most widely known, it is not the first, and definitely was not the last: in fact, the overall amount of cyber-attacks on ICSs is growing [97]. The Global Risk Report 2018 stresses that the ability to manage hostile events is developing, but that the cyber-attack capabilities are developing at an even higher pace [54].

<table>
<thead>
<tr>
<th>#</th>
<th>Ref.</th>
<th>Year</th>
<th>Attack</th>
<th>Impact</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>[188]</td>
<td>2000</td>
<td>A former employee hacked the control system of the Maroochy Shire sewage treatment plant.</td>
<td>800 kilolitres of untreated sewage water were released in a nearby river.</td>
</tr>
<tr>
<td>2</td>
<td>[50] [115]</td>
<td>2010</td>
<td>The infamous Stuxnet worm infected the Iranian Natanz nuclear-enrichment facility, where it covertly attacked the controller of the rotational speed of the uranium enrichment centrifuges.</td>
<td>The rotational speed was successfully increased, destroying the enrichment facility.</td>
</tr>
<tr>
<td>3</td>
<td>[117] [120]</td>
<td>2015</td>
<td>A foreign attacker remotely controlled the distribution management system of an electricity company in Ukraine, as part of a larger coordinated attack on Ukrainian electricity distribution.</td>
<td>Approximately 225,000 customers lost power in multiple regions.</td>
</tr>
<tr>
<td>4</td>
<td>[135]</td>
<td>2020</td>
<td>An attack on globally distributed Honda factories with ransomware designed to disrupt ICSs.</td>
<td>Honda had to freeze the entire global production.</td>
</tr>
</tbody>
</table>

Table 1.1: Timeline of a selection of industrial control system cyber-incidents

The consequences of cyber-attacks can be minimised when attacks are detected accordingly [193]. In other words, adequate detection mechanisms should be implemented in the form of an Intrusion Detection System (IDS). The amount of theoretical contributions on these systems has been abundant (see for example [64], which is a ‘survey of surveys’ on cybersecurity). However, in practice, these detection techniques fall short, as is for example shown in [207] for healthcare infrastructure. This indicates that theoretical contributions alone are not sufficient in protecting ICSs from cyber-attacks. Conceivably, the main reason for this insufficiency is that only few of the theoretical contributions are actually implemented in real ICSs, which is a consequence of inadequate verification and validation [121, 195]. This is because performing tests on live ICSs is not possible, due to the potentially devastating impact of a wrongful experiment [11]. Hence, to nevertheless achieve sufficient testing, some form of testbed (either a simulation or a physical scaled down version of an ICS) has to be implemented [166].
Consequently, testing ICS cyber-defences against cyber-attacks embodies the leading subject of this thesis. From this subject, four core topics can be distinguished: ICSs, IDSs, cyber-attacks, and testbeds. These four topics operate as the structural building blocks throughout this report. Regarding ICSs, arguably power grids are the most pressing ICSs to protect against cyber-attacks, since these are perceived as the source from which most disruptions can occur [193]. When it comes to controlling the stability of a power grid, Automatic Generation Control (AGC) is regarded as one of the most vulnerable but also commonly deployed control algorithms [32, 192, 211, 174]. AGC regulates the electricity flow between multiple geographically distant Load Frequency Control (LFC) areas. It hence depends on long-distance communication, thereby being particularly susceptible to cyber-attacks [27, 203]. One attack type which has proven to be potentially harmful to power grids is the data integrity attack (the third attack from Table 1.1) [117]. These attacks inject malicious data in the communication channels between a plant and its controller, which in the case of power grids can lead to frequency instability [197]. To cope with these attacks, the promising technique of Dynamic Multiplicative Watermarking (DMWM) can be deployed [51, 55, 200]. DMWM is an active signal authentication method which increases control system integrity through organised modification of the data which is sent over possibly compromised communication channels [138]. The increased integrity should then result in increased detection performance of observer-based cyber-attack detection schemes, such as Kalman filters or Luenberger observers [100]. To properly test DMWM on a power grid with AGC, a real-time Hardware-In-The-Loop (HIL) experimental testbed, entitled Hardware-In-the-Loop Detection of Attacks (HILDA), consisting of multiple industrial standard devices, is systematically constructed in the Delft Centre for Systems and Control (DCSC) lab, located at the Delft University of Technology. Overall, this thesis aims at answering the following research question:

Can the inclusion of dynamic multiplicative watermarking improve detectability accuracy and speed for data integrity attacks using an observer-based detection scheme on an automatic generation controller, simulated real-time on the HILDA testbed?

Through this research question, this thesis harbours three contributions. Firstly, to the author’s knowledge, this is the first research about DMWM in the context of AGC, let alone while subject to data integrity attacks. Secondly, the testbed is designed and constructed not only for the specific purpose of this thesis, but also to facilitate future research on ICS operation, not limited to cyber-attack applications. Thirdly, the first validation results are extracted from the testbed by analysing the detection performance of DMWM on the HILDA testbed. These contributions are visualised in Figure 1.1.

Figure 1.1: Visualised thesis contributions
To achieve these contributions, this report is organised as visualised in Figure 1.2. Here, CA stands for cyber-attacks, DIA for data integrity attacks, while LFC resembles load frequency control using automatic generation control, WM resembles DMWM with observer-based detection, and TB resembles ICS testbeds. As the outline shows on the left, chapter 2 covers the essential background information on the previously stated subtopics. Subsequently, the focus is put on the mathematical models of the LFC and AGC algorithms and the data integrity attacks they are subjected to, which are provided in chapter 3. This is followed by the mathematical design of the observer-based detection scheme with DMWM in chapter 4. With the mathematical model in place, the hardware and software designs of the HILDA testbed are elaborated in chapter 5. The hardware design should meet certain requirements to be able to deploy the mathematical model and design on the HILDA testbed, while a MATLAB & Simulink model is deployed on the involved testbed software. Both this MATLAB & Simulink model and the functionality of the HILDA testbed are verified in chapter 6, followed by a performance validation of DMWM when applied on the HILDA testbed in the same chapter. A discussion on the verification and validation results is offered in chapter 7. Finally, the report is concluded in chapter 8.

Figure 1.2: Visualised thesis outline
Background and Related Work

This chapter provides background information on the subject of testing ICS cyber-defences against cyber(attacks), followed by the available literature most relevant for this research. This information and the accompanying literature are deemed necessary by the author for complete comprehension of the research question introduced in chapter 1. This chapter is structured as follows: first, the four distinguished subtopics (ICS, cyber(attacks), IDSs and ICS testbeds) are elaborated in separate sections. Each section is divided further into prominent features regarding the affiliated subtopic. Finally, of each feature, a specific scope is discussed. For example, a prominent feature of ICSs is their communication protocols, of which the EtherCAT protocol is the considered scope. On that account, section 2.1 discusses ICSs by elaborating the dominant architectures, the components relevant for this study, the deployed communication protocol, and the system applications. A brief overview of cyber-attack vulnerabilities of AGC is provided in section 2.2, followed by an introduction to the deployed cyber-attacks in this study, while section 2.3 discusses passive and active IDSs. The final subtopic of ICS testbeds is discussed in section 2.4, with testbed approaches and technologies as its dominant features. After these four subtopics, section 2.5 presents the available research and surveys closest to this study.

2.1. Industrial Control Systems

According to the extensively cited paper [193], "an ICS consists of combinations of control components (e.g., electrical, mechanical, hydraulic, pneumatic) that act together to achieve an industrial objective". This industrial objective can be summarised as production, transportation and transformation of assets [185]. Initially, ICSs were isolated from the outside world (i.e. monolithic systems), using only proprietary communication and control protocols [13, 48, 185]. Nowadays, ICSs rarely operate as segregated systems anymore, being strongly connected with remote control entities and corporate networks [170].

The inclusion of enterprise networks into ICSs show a rising trend [57]. The increased connectivity has multiple potential benefits: reducing cost due to optimised processes [29]; flexibility due to versatile control management [25]; and scalability due to wireless technologies [149, 214]. However, the "cyber-attack surface" also grows once devices become more networked [8, 60, 135]. In other words, by introducing Information Technology (IT) to ICSs, the threat of cyber-attacks has increased [21]. And while the threats are easily inherited, it is not so easy to copy the same "commercial-off-the-shelf IT cybersecurity solutions" [193]. This is mainly because of a distinction in security objectives [2, 29, 79, 126, 187]. The priority of IT systems is to protect the confidentiality of the data, while that of ICSs is to ensure availability and integrity of real-time data [26, 35, 125] (for a complete overview of differences, the reader is referred to [2, 29, 81, 96, 131, 193, 221]). Consequently, it is necessary to design cybersecurity measures specifically for ICSs, which requires knowledge on their architecture, components, communication protocols and applications, as all discussed in this section. Figure 2.1 provides an explanatory example of an ICS structure, of which some but not all components are treated here.
2.1.1. Dominant Architectures

There are two dominant types in the ICS sector: Supervisory Control And Data Acquisition (SCADA) systems, and Distributed Control System (DCS). SCADA systems can hierarchically be above one or multiple DCSs, but not the other way around. Both types use Process Control System (PCS) for lower-level control actions (usually an industrial computer) [30]. At the highest level, both systems can be coupled to a corporate network [30, 48, 58, 112].

**Supervisory control and data acquisition:** SCADA systems generally assemble data to a centralised location, from which geographically dispersed assets are controlled [193]. This allows for control of multiple distributed systems from a single location, which is done in real-time [19]. SCADA systems are event-driven, meaning that actions are only triggered by certain changes in values. This lightens the load of the host, since scans are only performed in the occurrence of certain events. Because events are directly recorded when certain values change, event-driven systems are usually also quicker than process-driven systems (such as DCSs) [57]. SCADA systems are composed of three main sections [9, 96, 193]: a control server, an area network, and field sites. In control servers, the potentially distributed industrial processes are controlled. Often, it is possible to remotely access this control server, usually via separate modems (communication gateways) or Wide Area Network (WAN) connections. Area networks enable the control server to communicate with the distinct physical processes. Deployed techniques include physical cables, radios and satellites. The physical processes themselves take place at the field sites. PCSs monitor and control the local processes. Similar to the control server, these are connected with the network via communication gateways or WAN interfaces.

**Distributed control systems:** Like SCADA systems, DCSs control physical processes of possibly multiple subsystems [47]. However, whereas in SCADA these subsystems could be distributed over long distances, the subsystems of DCSs are located on a single site [193]. Multiple PCSs can be used for monitoring and processing [194]. In DCSs, the communication occurs in the form of process-driven polling between a main control entity and PCSs [57]. Process-driven polling implies that the polling
occurs in a sequential manner, and that events are only recorded when requested by the control server.

### 2.1.2. Relevant Components

ICSSs achieve their architectures through a broad variety of components. The most relevant ones for this research are listed below. Other prominent components (which are left out of the scope) are Remote Terminal Unit (RTU) [35, 194], Intelligent Electronic Device (IED) [86, 194], Front End Processor (FEP) [39, 205], and data historians [194].

**Programmable logic controller:** This is the most dominant representation of a PCS. A Programmable Logic Controller (PLC) is an electronic device, controlled by microprocessors, which can execute programmed instructions and create appropriate outputs, either based on input signals from sensors, or based on commands from supervisory controllers [194]. This operation is made possible through a power supply, Central Processing Unit (CPU), communication interface, and Input/Output (I/O) module(s), which can be analogue or digital. These systems are often designed to last 10 – 15 years under harsh environments while in continuous operation. PLCs read inputs, execute logic and write outputs in real-time with the help of their real-time operating systems. This is usually done with an update frequency of 100 – 1000 Hertz. In small scale industrial processes, PLCs can operate as the highest level controllers [193]. On larger scaled industrial applications, PLCs are subjective to some form of supervisory control, executing commands from a hierarchically higher control device.

**Engineering workstations:** These represent the main controllers of an industrial process, usually in the form of desktop computers. These components host the programming software of the PCSs, through which their control logic can be altered [194].

**Human-machine interfaces:** Not all functionalities and parts of ICSSs are controllable or even accessible by all human operators [30]. Those parts that are can be accessed through a Human-Machine Interface (HMI). HMIs provide insight into proceedings of the automation processes. Examples of these proceedings are sensor values and data trends. Though these are a type of component in ICSSs, they can take many forms in the likes of computers, laptops, smart-phones and tablets. HMIs can be programmed to assert control over the controller, or they can be limited to monitoring only [194].

**Communication gateways:** Not all ICSS components can operate though all available communication protocols. It can hence be required to transform signal data to other protocols, which can be done through communication gateways.

**Industrial control system field devices:** These are the sensors, transducers and actuators on the processing sites. They form the bidirectional transmission between physical proceedings, such as the movement of machines, and digital or analogue signals used to control the physical processes.

### 2.1.3. Communication Protocols

ICSSs rely heavily on communication. To achieve this communication, simply put, the involved devices need to speak the same language. These languages are referred to as communication protocols, or fieldbus protocols. The IEC standard 61158 defined fieldbus protocols as “a digital, serial, multidrop, data bus for communication with industrial control and instrumentation devices such as - but not limited to - transducers, actuators and local controllers” [57]. These protocols are developed to ensure real-time response, high availability and reliability [46]. Some popular protocols in the market are MODBUS, Process Field Net (PROFINET) and Distributed Network Protocol (DNP3) [173]. It is out of the scope of this study to provide a detailed description of every protocol in industry. For an overview of the protocols, the reader is referred to [213], though this overview misses the dominant Process Field Bus (PROFIBUS) and PROFINET protocols, which can be further investigated in [164] and [23]. Instead, the following section will only focus on the protocol used in the remainder of this study: the **EtherCAT Automation Protocol (EAP)**, where EtherCAT stands for 'Ethernet for Control Automation Technology'.

**EtherCAT automation protocol:** EAP is an enhancement of the **EtherCAT technology** (IEC 61158, Part 12) [76]. EAP is an open protocol, connoting that its specifications are published. These specifications are set by the **EtherCAT Technology Group (ETG)** [76] in ETG:1005 [77]. The protocol is at the core of all Beckhoff Automation GmbH equipment. Proper understanding of the protocol requires basic knowledge on telecommunication systems, such as the Open Systems Interconnec-
tion (OSI) model (ISO/IEC 7498-1) [193]. Here, only the basic functionalities are discussed. For more
details, the reader is referred to the [68], or other sources from Beckhoff or ETG [67, 75, 76, 77].

EAP operates using the Ethernet protocol (IEEE 802.3) [116]. Unlike most other ICS communication
protocols, it does not rely on protocols at higher OSI layers (such as Transmission Control Protocol
(TCP)/Internet Protocol (IP)) to establish data transfer or device connection [68]. It works according
to the Publisher/Subscriber principle, instead of the traditional master-slave configuration [68]. The
master-slave configuration is based on a parallel network configuration (i.e. a master can send a
request to a slave, which optionally reports back to the master). This configuration comes with two
delays: messages still have to be interpreted by the receiver before responding, causing stack delays;
and dependence on protocols at higher OSI layers (such as TCP/IP) result in switching delays between
these protocols and the Ethernet protocol.

EAP circumvents these delays by using cyclic 'on the fly' communication over Ethernet. This means
that EAP devices read and write data on the message while it is passing by. It does so in a serial
configuration, instead of parallel. To this end, it uses a distributed clock system: every EAP node in
the network is equipped with a clock, and for every data frame transmission, the delay per node (i.e.
the time the message left the node minus the time it arrived) is added to the data frame so that other
nodes can calibrate their clock accordingly. These features make EAP 'hard real-time' [76], implying it is
specifically designed for real-time physical operations. All EAP devices can operate both as (multiple)
Publishers and Subscribers. Hence, EAP uses Master-Master communication [76]. This results in
flexible network topology, as routing to any device connected to the network is possible. This can
be done through a unicasting (point-to-point messaging), multicasting (sending messages to multiple
defined points), or broadcasting (sending messages to all accessible end points) [68].

2.1.4. System Applications

ICSs are used to facilitate the functionality of (vital) industries, such as communication, electricity, water
and wastewater, material energy, pharmaceutical, chemical, manufacturing and transportation, either
locally or distributed [2, 193]. An entire list of industries is provided in [7]. For critical infrastructures,
electric power is usually perceived as the source from which most disruptions can occur [193]. Practically
all infrastructures depend on electricity, from transportation to communication. In an era with such
dependency on electricity, cyber security of power grids can hence be considered as perhaps the most
critical area of research compared to other critical infrastructures [206]. Major blackouts presented in
[152] demonstrate the devastating impact of power grid failure on society. In addition to this already
present danger, the number of cyber-security challenges for power grids is growing, arguably due to
the imminent growth in connectivity, the increasing number of stakeholders [89] and the inclusion of
modern technologies, such as Renewable Energy System (RES) technologies [31]. Therefore, the
cybersecurity of electrical systems should be of primary concern [192, 132].

A power grid (also known as electrical grid) is a (cyber-)physical network which interconnects generation
units to a load through transmission and distribution units [174]. They are controlled by an Energy
Management System (EMS) (systems controlling the energy process by processing the sensor data
into control input [103]) at an Energy Control Centre (ECC) [174]. These algorithms aim at balancing
generated and loaded electricity in an optimal fashion [31], referred to as Optimal Power Flow (OPF) (of
which [140] provides a comprehensive overview). Through a SCADA structure, an ECC can commu-
nicate with PCSs from both substations and generation units [62]. To this end, power grids rely heavily
on wireless communication [127] and other 'intelligent' devices [22].

To achieve grid stability, three quantities need to be actively controlled: frequency, voltage and rotor
angle [141, 174]. Understanding these quantities requires understanding of synchronous machines.
In brief, synchronous machines are electromechanical transducers that convert mechanical energy,
usually generated by a steam or hydro turbine, into electrical energy [174]. It does so by rotating a
'rotor' - which is equipped with field winding - inside a 'stator' - which is equipped with armature wind-
ing. By the laws of electromagnetic induction and law of interaction, this rotation produces electrical
energy. Further details are out of the scope of this research. The reader is referred to [4, 82, 174]. It is
important to note that cross-coupling between the frequency and other regulations is negligible [174].
Therefore, it is possible to perform studies on frequency regulation independently of the other quantities.
Of the three quantities, the frequency is the most time consuming to control [141]. The frequency refers to the utility/mains frequency of Alternating Current (AC), which flows in wide area electrical networks [174]. It is designed to perform around a stable operating point (50Hz in Europe, 60Hz in the United States). Its deviation should be minimised, which is done through LFC. A typical LFC control loop is provided in Figure 2.2. LFC consists of three sequential control phases: primary (or generation) control, secondary (or supplementary) control, and tertiary (or load) control [155]. These are presented in Table 2.1. For a detailed general dynamic model of a power system, the reader is referred to [175]. The secondary control mechanism is more vulnerable to cyber-attacks, since it is most concerned with wide-area control [141, 175]. Hence, the remainder of this research is first and foremost concerned with the secondary control mechanism, specifically the AGC algorithm.

<table>
<thead>
<tr>
<th>Control Step</th>
<th>Trigger</th>
<th>Initiation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Primary</td>
<td>Automatic</td>
<td>Instantly</td>
<td>Each generator unit is equipped with a &quot;speed governor&quot;, which controls the amount of fuel going into the turbine driving the electromechanical transducer. This governor bases its control input to the turbine on local frequency measurements. For most generators, it is regulated by a function called 'speed droop' [31, 95].</td>
</tr>
<tr>
<td>Secondary</td>
<td>Automatic</td>
<td>A matter of seconds</td>
<td>If the local primary control has not resolved the frequency deviation, other algorithms (usually controlling multiple interconnected generators) manipulate the set point of the respective governors. For this, AGC is markedly the most used algorithm [31, 191, 192].</td>
</tr>
<tr>
<td>Tertiary</td>
<td>Human operator</td>
<td>A matter of minutes</td>
<td>If both primary and secondary control have not resolved the frequency deviation, human power grid operators can manually adjust the dispatch of the involved generator units and loads [174].</td>
</tr>
</tbody>
</table>

Table 2.1: Frequency regulation sequence in power grids

Load frequency control using automatic generation control: AGC is not a new technology: it has been standardised by the IEEE since 1970 [18, 40, 95]. It has defined AGC as "the regulation of the power output of electric generators within a prescribed area in response to changes in system frequency, tie-line loading, or the regulation of these to each other, so as to maintain the scheduled system frequency and/or the established interchange with other areas within predetermined limits." In other words, AGC is a multi-variable feedback loop used to stabilise interconnected power areas by controlling their net interchange and the local area production [91, 211]. For this, it relies on measurements presented by telemetry systems (system frequency and tie-line loading) [40, 192]. These measurements, and their resulting control inputs produced by the AGC algorithm, travel over a WAN, making it one of the fundamental wide-area control applications within power grids [14]. Nowadays, AGC is considered crucial to the reliability and stability of bulk power systems [14]. Therefore, in most practical interconnected power system applications, AGC is used [103]. It is also possible to include accompanying economical dispatch algorithms. These take into account the efficiency and sustainability of the linked generators, and deploy their control accordingly [118].
2.2. Cyber-Attacks

The past two decades, the skill and resources of the attackers have grown faster than the increased system complexity and security [13, 135]. An entire cyber-attack business has even developed [91]. Combining this with an increase of ICS vulnerabilities causes a growing number of attacks being conducted. An overview of recent cyber-attacks on power grids is presented in [146, 148]. [7, 15, 32, 45, 89, 94, 107, 119, 156, 221] all provide cyber-attack taxonomies used to execute these attacks. In all taxonomies, two aspects are recurring: vulnerabilities (what to attack), and attack vectors (what cyberweapon(s) to use). This section will therefore analyse the vulnerabilities of the AGC mechanism, together with the attacks used in this research.

2.2.1. Exploitable Automatic Generation Control Vulnerabilities

Cyber-attacks on AGC have the potential to cause large scale stability issues [32, 148]. An attack on a single area can create a blackout of the entire power grid [211]. In other words, an increase in connectivity leads to an increase in potential damage. An increase in connectivity additionally leads to an increase in cyber-attack surface [60]. The main vulnerability of AGC mechanisms is their need for long distance communication [114, 214]. Most communication protocols in industry feature cleartext transmission of data, which lacks authentication and is therefore easy to manipulate [46, 121]. This study therefore focuses on attacks resulting from communication manipulation.

**Manipulation of communication data:** Specifically for AGC, this study is concerned with the manipulation of the measurements and control inputs which are being exchanged between the AGC algorithm and the affiliated generators. In the remainder of this report, it is assumed the attacker has access to reading and manipulating both measurement and control data. This could for example occur if the attacker intrudes in the corporate network by bypassing the first layers of security (firewalls). Also, the attacker could intrude in the control centre through the WiFi-network [10]. An example of a successful intrusion in a power grid system is provided in [73].

2.2.2. Types of Cyber-Attack

The available literature is full of cyber-attack descriptions, too numerous to all be discussed. To make a selection, multiple papers which address cyber-attacks on specifically ICSs [58, 59, 89, 121, 144, 143] were investigated. Three resulting attack types are considered further: a Reconnaissance/Eavesdropping attack, a Man-In-The-Middle (MITM) attack, and a data integrity attack. This study aims at implementing the third attack, for which prior execution of the first two attacks is common (though not the only possibility, see [59, 125] for more options). All three attacks are elaborated below, where most emphasis is put on the data integrity attack.

**Reconnaissance/eavesdropping attack:** Usually, after somehow having intruded the system, the attacker performs a Reconnaissance/Eavesdropping attack [214]. This attack focuses on gathering system information (deployed equipment, used algorithms etc.) [121]. They are frequently used as preparation for more malicious attacks [135]. To execute such an attack, multiple scan types can be inserted, either actively or passively [92]. In an active reconnaissance attack, the attackers sends messages to system devices, provoking a response containing system information. Examples of active scans are address scans [121], function code scans [121], point scans [59, 121] and device identification scans [59]. Passive scans are conducted by somehow intercepting the communication data between two or more devices, usually through MITM attacks.

**Man-in-the-middle attack:** In MITM attacks, the attacker is nestled between two communication targets. It does so by exploiting the active communication protocols [91]. The communication targets are tricked into sending the communication to the attacker, after which the attacker can read, adjust and replace the message before sending it through to its original destination [5, 20]. The attacker achieves this by identifying itself as the communication targets, also called ‘spoofing’ [78, 89, 91]. One manifestation is Address Resolution Protocol (ARP) spoofing (also called ARP cache poisoning), where the attacker’s Media Access Control (MAC) address is associated with the IP address of another host in the network [221]. Once a MITM attack is successful, the communication between the two targets is intercepted. The attacker can then forward, ‘kill’ (e.g. interrupt), reconstruct or replace communication messages in real-time.
Data integrity attacks: As stated, this study aims at implementing a data integrity attack. The motivation is plural: firstly, it is an attack on communication data and the control operation specifically [191, 179]; secondly, since power grids are able to (less optimally) operate without AGC, the primary security concern is not data availability, but integrity, which is the primary target of data integrity attacks [141, 172]; thirdly, research has shown the vulnerability of power grids to data integrity attacks [20, 124, 129, 148, 191, 192, 197, 216], of which the 2015 Ukraine blackout is a bedevilling illustration [117, 120].

Data integrity attacks are executed on the communication between a physical process and a controller [89]. On one hand, the measurements which are being sent from the plant to the controller can be manipulated, which is referred to as a False Data Injection (FDI) [137] or deception attack [128]. This is markedly the most studied form of data integrity attacks on cyber-physical systems [125]. The goal is to maliciously influence the decision-making of the controller [121]. In other words, the input of the control server is tempered with by falsifying the data from the physical layers [149]. On the other hand, the signal from the controller to the process (so control signals) can be tempered with, which is referred to as a command injection attack [59]. These attacks can cause malicious control actions in the lower levels of the systems, such as modification of process set points.

Data integrity attacks can disparate in their level of knowledge on the targeted system. Some attacks lack process knowledge about the attacked system, referred to as Naive Malicious Response Injection (NMRI) attacks [59, 144]. Complex Malicious Response Injection (CMRI) attacks are the sophisticated counterpart of NMRI attacks, having (almost) full knowledge of the system at hand, thereby being able to inject data in a more sophisticated fashion.

The two specific types of data integrity attacks which are considered in the remainder of this study are scaling attacks and replay attacks. A scaling attack, mathematically, is a multiplication of the true signal by an arbitrary scale [100]. Replay attacks [128, 138] consist of two main steps: firstly, some output of the system is recorded for a certain time period, through which it is tried to replicate the system dynamics in nominal behaviour; then, as actual attack, the recorded data is injected into the system as false input, replacing the original data, thereby disrupting the system behaviour [214]. Both are of multiplicative nature, which are lesser studied than attacks of additive nature [52, 53]. The attacks are mathematically modelled in section 3.3.

2.3. Intrusion Detection Systems

Because of the potential impact of cyber-attacks as discussed in chapter 1, cybersecurity of ICSs is already a substantial research area. By means of a structured approach, a multitude of numerous cited ICS cyber-defence publications [29, 44, 64, 84, 93, 99, 104, 111, 131, 146, 151, 193, 195, 201] were comprised to two subsequential cyber-defence measures: IDSs and mitigation strategies. IDSs are concerned with extracting useful information from the system, and using this to detect anomalies [29, 131]. Mitigation strategies are concerned with the aversion of future intrusions through risk analyses [13, 36, 142, 193], and with the diffusion of anomalies after detection [158, 201]. An overview of mitigation strategies specifically for smart grids is provided in [163]. The remainder of this thesis is concerned with IDSs. Based on multiple surveys on IDS research [39, 63, 84, 88, 148, 195, 198, 214, 217, 221], a dominant distinction can be made between passive and active IDS approaches, which are elaborated below.

2.3.1. Passive Intrusion Detection Systems

Most anomaly detection mechanisms are passive [63]. Passive IDSs aim at detecting attacks based on some statistical hypothesis tests without adding an excitation to the signal, such as the \( \chi^2 \) (chi-squared) detection method, which uses Gaussian distribution to detect attacks [128, 141, 179], or an unaccompanied observer-based detection mechanism.

Observer-based detection: In observer-based detection mechanisms, the detection is performed through correlation techniques [201]. Actual system behaviour is compared to nominal system behaviour [39]. This nominal system behaviour is determined through the use of observers. When these behaviours do not match to a certain extent (beyond the impact of irregularities such as noise and disturbance), a fault or attack could be the cause [44]. Observer-based detection is commonly classified as ‘anomaly-based’ or ‘model-based’ detection [148]. The main drawback of observer-based detection
is the need for either a large list of known anomalies, or an accurate and possibly computationally intensive model. Both could be time-consuming to obtain. A drawback of passive IDSs overall is that they especially are vulnerable to attackers which have acquired system information through for example a reconnaissance attack. In this case, a stealthy attack can be designed to bypass the IDS. More sophisticated algorithms could be deployed to increase estimation performance. However, for AGC, this is not an option [141]. This is because of its closed-loop runtime of mere seconds. Therefore, less sophisticated (usually linear [16]) estimation algorithms are implemented, decreasing fault/intrusion detection performance in the case of cyber-attacks [32]. Nonetheless, [108] shows that through specific bounds on data integrity attacks, the attacker can avoid conventional detection methods of AGC systems.

2.3.2. Active Intrusion Detection Systems
Active IDSs, on the other hand, increase detectability by adding excitation signals to the system. These techniques are also often referred to as active monitoring [63]. Watermarking is an effective example of such an active detection technique [218]. This technique superimposes a watermark signal on certain system signals, originating from either sensors or controllers. Another way of actively monitoring the system is by randomly changing its topology, as discussed in [63] for power grids. The downside of active detection is that it could increase computational intensity of the system [56]. Nonetheless, this study will implement active detection through a watermarker signal. This is mainly due to the promising research results [84], and because physical watermarking has not yet been extensively tested on complex systems [122], such as power grids.

Dynamic multiplicative watermarking: A watermark (also called an authentication signal [136, 138, 139]), was already introduced as an effective example of active detection mechanisms. The main concept of watermarking is to superimpose an artificial signal with an authentication signal before sending it through a possibly compromised network. The specifications of this authentication signal are only known to the operator, thereby increasing the integrity of the signals. There are two dominant distinctions in the field of watermarking: additive versus multiplicative, and static versus dynamic [173]. The first distinction touches on the mathematical technique utilised to superimpose the authentication signal: additive watermarking uses addition, while multiplicative watermarking uses multiplication [139]. The second distinction is concerned with the potential adaptation of the parameters of which the watermarker is constructed: static watermarking does not change the watermarking parameters, while dynamic watermarking does. Additive watermarking is commonly executed by means of additive Gaussian noise [89, 138, 173]. The disadvantage of this is that it imposes an additional burden on system performance [3, 200]. On top of that, more recent publications on watermarking have shown additive and static watermarking to be flawed due to the possibility of attackers to identify and copy the watermark parameters, thereby losing signal integrity [173]. These flaws are solved by DMWM. This is because multiplicative watermarking allows for the use of an inverse watermarker, which is applied to the watermarked signal after it has passed the possibly compromised network, thereby neutralising the watermark effect in the absence of an attack [52, 53]. On top of that, by adjusting the artificial watermark parameters over time, it becomes harder for malicious attackers to identify these parameters [173]. The more dynamically (more frequently and unpredictably) the parameters are altered, the harder it becomes for attackers to alter the watermarked signal unnoticed. The implementation of DMWM on AGC is a contribution of this thesis, and is further discussed in chapter 3 and chapter 4.

2.4. Industrial Control System Testbeds
Experimenting on live critical infrastructure is generally impractical or even impossible due to the potential consequences of failure [166, 199]. For this reason, testbeds are developed. The goal of testbeds is to come as close to real-world scenarios as possible to counter unforeseen consequences [87, 110, 166]. Next to that, testbeds should be isolated from other networks to exclude undesired external influences [60]. This section discusses the relevant approaches (i.e. different categories) of testbeds, followed by a brief description on existing testbeds.

2.4.1. Testbed Approaches
Different approaches of testbeds are appropriate for different situations. Five groups can be distinguished [166], which are represented and evaluated in Table 2.2. Physical replication testbeds exist
only out of components which would be used in a real-world ICS as well, thereby cloning the real system. Simulated testbeds run only on computer software (in Table 2.2, the accuracy is denoted to be poor, though arguably enough processing power and system knowledge could simulate a plant perfectly, although this knowledge about real-world effects is very hard to achieve). Virtualisation testbeds also run exclusively on software, but in an environment which minimises or eliminates the software’s dependence on the hardware which it runs on. Virtual-physical replication testbeds have (a part of) the ICS process level replaced with a real-time computer model, while deploying real-world components (such as PLCs). These testbeds are therefore also known as HIL setups [6]. Finally, hybrid testbeds are some combination of the other categories.

<table>
<thead>
<tr>
<th>Testbed Approach</th>
<th>Fidelity</th>
<th>Repeatability</th>
<th>Accuracy</th>
<th>Safety</th>
<th>Cost-effective</th>
<th>Reliability</th>
<th>Scalability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Physical replication</td>
<td>Excellent</td>
<td>Poor</td>
<td>Moderate</td>
<td>Poor</td>
<td>Excellent</td>
<td>Poor</td>
<td>Excellent</td>
</tr>
<tr>
<td>Simulated</td>
<td>Low</td>
<td>Moderate</td>
<td>Poor</td>
<td>Excellent</td>
<td>Excellent</td>
<td>Moderate</td>
<td>High</td>
</tr>
<tr>
<td>Virtual</td>
<td>Moderate</td>
<td>High</td>
<td>Moderate</td>
<td>Excellent</td>
<td>Moderate</td>
<td>Moderate</td>
<td>Moderate</td>
</tr>
<tr>
<td>Virtual-Physical</td>
<td>High</td>
<td>High</td>
<td>Excellent</td>
<td>Moderate</td>
<td>Low</td>
<td>High</td>
<td>Moderate</td>
</tr>
<tr>
<td>Hybrid</td>
<td>High</td>
<td>High</td>
<td>Excellent</td>
<td>High</td>
<td>Moderate</td>
<td>High</td>
<td>Moderate</td>
</tr>
</tbody>
</table>

Table 2.2: Evaluation of testbed categories, based on [166]

Virtual-physical testbed at the Delft Centre for Systems and Control lab: The testbed designed and constructed in this thesis is of the virtual-physical kind. The ICS process level is replaced with a real-time simulator from dSPACE GmbH (more on this in subsection 2.4.2). The first steps in designing this testbed were performed in the work of the author’s predecessor, V. Ranade, as part of his Systems and Control MSc thesis [168]. The continued design and eventual construction of the testbed are a contribution of this thesis, and are further discussed in chapter 5. For ease of notation and communication, the testbed has been given a name: the HILDA testbed.

2.4.2. Existing Testbeds
[37] lists a total of 36 cyber-physical smart grid testbeds published in the period of 2008 till the end of 2015. [195] also lists a few cyber-physical power grid testbeds. [121] lists a total of five testbeds for ICSs in general. [34] discusses five testbeds in relative detail, three of which run on the MODBUS communication protocol. Specific relevant testbed implementations include [5], which designs a cyber-physical power system testbed and conducts an IDS experiment on it. [80] and [202] provide testbeds for simulating smart grids, which are not designed specifically for cyber-attacks. [14] simulates a 9-bus power system on a testbed composed of SCADA hardware and software and subjects it to cyber-attacks, without involving any cyber-security mechanism. [110] focuses on building a testbed which includes properly validating detection methods, combining real network traffic with simulated physical models in real-time. Finally, [177] builds a testbed on which the IEEE 30-bus power system model is simulated, and on which a co-simulated MATLAB & Simulink based detection model is applied. For details about the structures and components of these testbeds, the reader is referred to the citations.

2.5. Related Work
To emphasise on the research gap which this study tends to, this section elaborates on the most relevant available literature in relation to the scoped topics AGC, data integrity attacks, DMWM with observer-based control, and ICS testbeds. Additionally, it states the surveys most regularly used as background information (all of which are therefore also cited in the preliminary sections of this chapter).

2.5.1. Preliminary Research Closest to this Study
The research closest to this study was performed in [90]. As in this study, [90] implements dynamic watermarking on AGC and subjects it to data integrity attacks (more specifically, replay and noise injection attacks). However, two substantial differences exist: firstly, [90] implements additive watermarking as opposed to multiplicative watermarking; secondly, [90] does not validate the hypotheses through a virtual-physical testbed, but through non-real-time software simulations. [173] also implements dynamic additive watermarking and does validate the hypotheses through a virtual-physical testbed, but not specifically for AGC (but for cyber-physical systems in general). Another approach was taken by [197], which performs a rigorous analysis of the mathematical relationship between FDI attack and
2.6. Conclusion

AGC and validates in on a testbed, but does not involve watermarking of any kind.

Regarding data integrity attacks, this study largely builds on the work of [17, 24, 52, 100, 141, 157]. The IDS model applied in this study is mainly adopted from [52], which uses DMWM complementary to observer-based detection (similar to the techniques used in [51, 53, 200]). [52] also provides mathematical proofs of relevant detection and stability guarantees. For modelling the AGC mechanism, a combination of models and findings from [10, 12, 100, 141] was comprised. As watermarking is the technique which is principally reviewed in this study, auxiliary care has been taken by the author to include as much of the available literature on this topic as possible. A table of all considered literature on watermarking - not restricted to multiplicative or dynamic nature - can be found in Appendix A.

2.5.2. Most Relevant Surveys

A selection of surveys were used extensively to properly ground this research. For ICS as a whole, [193] serves as an appropriate survey. More specifically for AGC, a recent comprehensive overview is provided by [84, 203] on both conventional and modern power systems, with economic dispatch as additional objective. [32, 204, 212] are comprehensive overviews of cyber-attacks (including data integrity attacks) on power grid functionalities (including AGC). Similar overviews, but more focused on cyber-security measures, are [141, 148, 192].

2.6. Conclusion

This chapter provided background information on ICSs, cyber-attacks, IDSs and ICS testbeds (in that order). More specifically, it scoped down to specific issues in these areas relevant for the remainder of this report. Additionally, the available research and surveys closest to this study were emphasised. The next chapters dive deeper into the models of this study and the design of the testbed. After that, the results, discussion and final conclusions and recommendations are presented.
Modelling of Load Frequency Control and Data Integrity Attack

This chapter provides the mathematical formulations of the LFC mechanism - the AGC algorithm included - and the data integrity attacks it is subjected to. These formulations can then serve as a foundation for the IDS design, which follows in the next chapter. For the LFC and AGC models, first some important dynamics are clarified and substantiated mathematically. Subsequently, these dynamics are combined in state-space models, followed by appropriate completion of the relevant parameters. The modelling of AGC is primarily based on [141], but considers the models from [1, 12, 10, 16, 17, 27, 90, 100, 186] as well. Finally, the data integrity attacks are also represented in suitable mathematical models. This is done primarily based on [17, 24, 52, 100, 141, 157].

3.1. Load Frequency Control Dynamics

This research endeavours to subject an AGC algorithm to a data integrity attack. However, as was clarified in Table 2.1 of section 2.1, AGC is a secondary LFC mechanism, which usually does not operate in absence of a primary control mechanism. Consequently, in order to implement a model of AGC, a model of primary LFC has to be implemented as well. The mathematical dynamics of both implementations are discussed in this section.

3.1.1. Load Frequency Control Modelling Approaches

Primary LFC operates locally at a generator, while multiple generators can be bundled together in LFC areas. These areas can then be physically connected through tie-lines. In other words, the scale of power grid models can vary drastically through their number of areas and generators. Consequently, for the purpose of harbouring potential future expansion, LFC models should be scalable also.

There are three principal approaches of modelling the interaction between a LFC area and an AGC algorithm: combined LFC areas communicating with a centralised AGC algorithm (see Figure 3.1) [16, 17, 27, 100]; split LFC areas communicating with a centralised AGC algorithm (see Figure 3.2) [1, 141]; and split LFC areas communicating with split AGC algorithms (see Figure 3.3) [12, 90] (it should be noted that systematically separating these models as such is not common in the available literature, as other studies merely consider one or the other; also, for simplicity of notation, continuous and discrete time indicators \((t)\) and \([k]\), respectively, are omitted in all schematics). No process or measurement noise are yet considered. The total amount of LFC areas is \(N\). Each area \(i\) generates \(n_y\) outputs,

\[
y_{p_i}(t) = \begin{bmatrix} \Delta f_i(t) \\ \Delta P_{tie_i}(t) \end{bmatrix} \in \mathbb{R}^{n_y},
\]  

(3.1)

where \(\Delta f_i(t)\) is the local frequency deviation and \(\Delta P_{tie_i}(t)\) is the sum of all tie-line power deviations between area \(i\) and other connected areas \(j\). The combined measurements of all areas can then be formulated as a stacked vector,
3.1. Load Frequency Control Dynamics

\[
y_p(t) := [y_{p1}(t)^T \ y_{p2}(t)^T \ ... \ y_{pN}(t)^T]^T \in \mathbb{R}^{n_y N}.
\]  

(3.2)

When these measurements are sent over the network, it is possible that their integrity is compromised, resulting in \( \hat{y}_p(t) \in \mathbb{R}^{n_y N} \). The AGC algorithm uses the potentially compromised plant measurements to generate area control inputs \( u_{ci}(t) \in \mathbb{R} \). In Figure 3.3, it is worth noting that split AGC algorithms use the measurements of other areas, instead of just the area they control [12]. Like the measurements, these control signals are sent over the network, resulting in \( \hat{u}_{ci}(t) \in \mathbb{R} \). There, they are stacked together with an unknown input \( u_{ui} \), which is the load of the areas. This results in \( n_u \) inputs of the areas,

\[
u_{pi}(t) = \begin{bmatrix} \hat{u}_{ci}(t) & u_{ui}(t) \end{bmatrix}^T = [\Delta \hat{P}_c(t) \ \Delta P_L(t)]^T \in \mathbb{R}^{n_u},
\]

(3.3)

where \( \Delta \hat{P}_c(t) \) is the possibly compromised AGC reference setpoint steering the amount of electricity generation, and \( \Delta P_L(t) \) is the local load change. Similarly to \( y_p(t) \), \( u_p(t) \) can be formulated as a stacked vector,

\[
u_p(t) := [u_{p1}(t)^T \ u_{p2}(t)^T \ ... \ u_{pN}(t)^T]^T \in \mathbb{R}^{n_u N}.
\]

(3.4)

Only one of the three models as presented in Figure 3.1, Figure 3.2 and Figure 3.3 is selected for the remainder of this research. To reflect the scenario where multiple energy management companies cooperate to ensure grid stability (which is the status quo), it is best to use the split area and combined

---

**Figure 3.1:** Load frequency control with combined area and automatic generation control model

**Figure 3.2:** Load frequency control with split area and combined automatic generation control model

**Figure 3.3:** Load frequency control with split area and automatic generation control model
AGC model from Figure 3.2. This is because, due to the split area approach, each energy management company is able to alter the configuration of its own area without having to change that of the other areas. Also, the combined AGC approach represents the close cooperation between the companies. Regarding the application of this research, it would also not be practical to implement a split AGC model, since only a single PLC is used as the hierarchically highest controller. Based on findings of [1, 10, 16, 17, 27, 90, 100, 141, 186] and as explicitly stated by [12], this model is assumed to be sufficiently accurate for LFC studies.

**Assumption 3.1.** The Load Frequency Control modelling approach with split area and combined AGC is sufficiently accurate for LFC studies.

Regarding the amount of areas, a two-area model is selected \((N = 2)\). This is to not divert the attention away from the three thesis contributions. For the same reason, only a single generator per area is considered. This is also because, commonly, it is assumed that a multitude of synchronous generators within a single area react the same to frequency fluctuations and load changes as a single generator. This would make it suitable to represent a real-world power grid area with only one generator \([141, 174]\). Besides, in order to actually increase the accuracy of the AGC system, RES, economic dispatch models, market dynamics etc. would have to be included, but this is all beyond the scope of analysing the prior functionality of AGC subject to cyber-attacks, and the added value of DMWM in this scenario. The eventual model used in this study is represented in Figure 3.4. Using this figure as foundation, the specific dynamics regarding the LFC model are clarified in the following subsections. The considered parameters are provided in Table 3.1, where subscript \(i\) denotes the various LFC areas \(i\). In real world scenarios, certain generation control devices, such as valves and motors, would be subjected to nonlinear fatigue \([90]\). Also, some generators operate more efficiently or sustainably than others. This asset can be used by deploying economic dispatch algorithms, which distribute electricity production across generators accordingly \([90]\). However, both implementations would drastically increase model complexity, and are hence not considered in this study.

**Assumption 3.2.** No fatigue of any generation control devices takes place, despite potential changes in workload over time.

**Assumption 3.3.** All considered generators operate equally efficiently and effectively, regardless of the area they operate in or the amount of electricity they generate.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Unit</th>
<th>Area 1</th>
<th>Area 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\Delta f_i(t))</td>
<td>Frequency deviation of power system</td>
<td>[Hz]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(\Delta P_{m,i}(t))</td>
<td>Mechanical power change</td>
<td>[p.u.]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(\Delta P_{g,i}(t))</td>
<td>Governor output change</td>
<td>[p.u.]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(\Delta P_{tie,i}(t))</td>
<td>Tie-line active power deviation</td>
<td>[p.u.]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(\Delta P_{l,i}(t))</td>
<td>Load change</td>
<td>[p.u.]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(\Delta P_{c,i}(t))</td>
<td>Control signal</td>
<td>[p.u.]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(ACE_i(t))</td>
<td>Area Control Error</td>
<td>[p.u.]</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>(R_i)</td>
<td>Speed droop characteristic</td>
<td>[Hz / p.u.]</td>
<td>0.05</td>
<td>0.0625</td>
</tr>
<tr>
<td>(D_i)</td>
<td>Frequency sensitivity load coefficient</td>
<td>[p.u./Hz]</td>
<td>0.6</td>
<td>0.9</td>
</tr>
<tr>
<td>(H_i)</td>
<td>Inertia constant</td>
<td>[p.u.-s]</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>(T_{g,i})</td>
<td>Governor time constant</td>
<td>[s]</td>
<td>0.2</td>
<td>0.3</td>
</tr>
<tr>
<td>(T_{t,i})</td>
<td>Turbine time constant</td>
<td>[s]</td>
<td>0.55</td>
<td>0.6</td>
</tr>
<tr>
<td>(P_{s,i})</td>
<td>Synchronising power coefficient</td>
<td>[p.u.]</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>(K_i)</td>
<td>AGC integrator gain</td>
<td>[p.u.]</td>
<td>0.3</td>
<td>0.3</td>
</tr>
<tr>
<td>(\beta_i)</td>
<td>Frequency bias factor</td>
<td>[p.u./Hz]</td>
<td>(\frac{1}{R_1 + D_1})</td>
<td>(\frac{1}{R_2 + D_2})</td>
</tr>
<tr>
<td>(N)</td>
<td>Number of control areas</td>
<td>[p.u.]</td>
<td>2</td>
<td>-</td>
</tr>
</tbody>
</table>

**Table 3.1: Load frequency control parameters**

### 3.1.2. Generator-Load Dynamics

In Figure 3.4, the generator-load dynamics involve the generators and the preceding summations. As was discussed in subsection 2.1.4, generators convert mechanical energy \(P_{m,i}(t)\) into electrical energy \(P_{el,i}(t)\) by rotating a rotor. This results in a certain frequency, which is the LFC area frequency \(f_i(t)\). The famous swing equation \([113]\) denotes this relationship as
3.1. Load Frequency Control Dynamics

\[ \Delta P_{m1}(t) - \Delta P_{el1}(t) = 2H_i \Delta f_i(t) \]  

(3.5)

where \( \Delta f_i(t) \) is the rotational acceleration and \( H_i \) is the inertia constant. Together with the mechanical power change, \( \Delta P_{m1}(t) - \Delta P_{el1}(t) \) represents the overall power deviation. When looking at Figure 3.4, the electrical energy can also be formulated as \( \Delta P_{L1}(t) = D_i \Delta f_i(t) + \Delta P_{tie1}(t) \), where \( D_i \) represents the electrical load change, \( \Delta f_i(t) \) is the frequency sensitivity coefficient and where \( \Delta P_{tie1}(t) \) is the sum of all the tie-line power deviations between area \( i \) and areas \( j \in \delta_i \), with \( \delta_i \) being the set of areas connected to area \( i \) (more on this in subsection 3.1.3). Consequently, according to [141], the fundamental dynamics of the rotational acceleration can be modelled as

\[ \Delta f_i = -\frac{1}{2H_i} \left( D_i \Delta f_i - \Delta P_{m1} + \Delta P_{tie1}(t) + \Delta P_{tie2}(t) \right). \]  

(3.6)

3.1.3. Tie-Line Power Dynamics

As visualised in Figure 3.4, the tie-lines connect multiple LFC areas to one another. This way, power can be exchanged, and overall electricity production can be made more optimal. The active tie-line power exchange is represented by Equation 3.7, where \( P_{tie} \) is the synchronising power coefficient. Following Equation 3.7, the dynamics of Equation 3.8 and the relationship of Equation 3.9 are established [141].

\[ \Delta P_{tie1}(t) = \sum_{j \in \delta_i} \Delta P_{tie1j}(t) = \sum_{j \in \delta_i} 2\pi P_{tie1j} \left( \int \Delta f_i(t) - \int \Delta f_j(t) \right), \]  

(3.7)

\[ \Delta P_{tie1j} = P_{tie1j} (\Delta f_i - \Delta f_j) \]  

(3.8)

\[ \Delta P_{tie2j} = -\Delta P_{tie1j}. \]  

(3.9)

3.1.4. Governor Dynamics

In Figure 3.4, the governor dynamics encapsulate the local regulators, the governors and their preceding summation. The governor controls the feed of fuel (e.g. water in a hydraulic power plant, or steam in a steam turbine). For this, it relies on the control input from the local regulator (which in turn relies on the local frequency measurements), the global AGC control input \( \Delta P_{c1}(t) \), and the state \( P_{g1}(t) \) of the governor itself [141]. Mathematically formulated, the governor dynamics are represented as

\[ \Delta P_{g1}(t) = -\frac{1}{T_{g1}} \left( \frac{1}{R_i} \Delta f_i(t) + \Delta P_{g1}(t) - \Delta P_{c1}(t) \right) \]  

(3.10)

where \( T_{g1} \) represents the governor time constant, and \( R_i \) the speed droop characteristics (as was introduced in subsection 2.1.4).
3.1.5. Turbine Dynamics
The governors feed their regulation signal to the turbines, which in this case are steam turbines. The turbines produce the mechanical power which, through the swing equation, can compensate load frequency fluctuations [141]. Mathematically, the turbine dynamics are represented as

$$\Delta P_m(t) = \frac{1}{T_{ti}} (\Delta P_{g_i}(t) - \Delta P_{m_i}(t))$$  \hspace{1cm} (3.11)

where $T_{ti}$ is the turbine time constant.

3.1.6. Automatic Generation Control Feedback
As final individual dynamics, the AGC algorithm is displayed on the left hand side of Figure 3.4. AGC uses ramping adjustments for the generators in each balancing area, also called Area Control Error (ACE), which is comprised of a linear equation [203] represented in Equation 3.12, where $\beta_i$ is the frequency bias factor. This ACE is then multiplied with the negative of the AGC integrator gain $K_i$ as in Equation 3.13, after which it is sent as control input to the respective LFC areas.

$$ACE_i(t) = \beta_i \Delta f_i(t) + \Delta P_{tie_i}(t)$$  \hspace{1cm} (3.12)

$$\Delta \hat{P}_{c_i} = -K_i \times ACE_i.$$  \hspace{1cm} (3.13)

This algorithm runs every two to four seconds [12, 14, 32, 90, 192], henceforth denoted by $\tau$. The AGC algorithm uses only the measurements it reads at the time of execution. This way, sequences of control inputs are created, denoted below, where $\lfloor \cdot \rceil$ is the floor function.

$$u^c_{ci} := \{u_{ci}(0), u_{ci}(\tau), ..., u_{ci}(\lfloor \frac{t}{\tau} \rceil \tau)\}.$$  \hspace{1cm} (3.14)

3.2. Load Frequency Control State Space Model
From the discussed dynamics, the state space representation of the LFC model can be derived in the vicinity of a stable operating point. The LFC areas are separately modelled from the AGC algorithm. In this section, first the state space model of the areas is composed, followed by AGC. The specific simplified block schematics for this research is visualised in Figure 3.5.

![Figure 3.5: Simplified schematics of a two-area load frequency control system](image)

3.2.1. Continuous-Time Area Models
As derived in subsection 3.1.1, the LFC areas are modelled individually. It is possible to incorporate the tie-lines in the state space either separately or in a combined fashion, of which the latter is chosen here. In the absence of an attack, the continuous-time state space representation for each area is:

$$\text{Area}_{c,i} : \begin{cases} \dot{x}_{pi}(t) = A_{c,p}x_{pi}(t) + B_{c,p}u_{pi}(t) + \eta_i(t) \\ y_{pi}(t) = C_{c,p}x_{pi}(t) + \xi_i(t) \end{cases}$$  \hspace{1cm} (3.15)
where

\[
x_{pi}(t) = \begin{bmatrix} \Delta f_i(t) & \Delta P_{mi}(t) & \Delta P_{gi}(t) & \Delta P_{tiei}(t) \end{bmatrix}^T
\]

\[
u_{pi}(t) = \begin{bmatrix} \Delta u_{ci}(t) & \Delta u_{di}(t) \end{bmatrix}^T
\]

\[
y_{pi}(t) = \begin{bmatrix} \Delta f_i(t) & \Delta P_{tiei}(t) \end{bmatrix}^T
\]  

are the states, inputs and outputs, respectively, and

\[
A_{c,pi} = \begin{bmatrix}
-\frac{\alpha_i}{2H_i} & \frac{1}{2H_i} & 0 & -\frac{1}{2H_i} \\
0 & -\frac{\tau_i}{2H_i} & 1 & 0 \\
-1 & \frac{\tau_i}{2H_i} & \tau_i & 0 \\
\sum_{j \in \delta_i} \beta_{ij} & 0 & 0 & 0
\end{bmatrix},
B_{c,pi} = \begin{bmatrix}
0 & -\frac{1}{2H_i} \\
0 & 0 \\
\frac{1}{T_{gi}} & 0 \\
0 & 0
\end{bmatrix},
C_{c,pi} = \begin{bmatrix} 1 & 0 & 0 & 0 \end{bmatrix}
\]  

are the fixed continuous-time state space matrices, and \(\eta(t)\) and \(\xi(t)\) are the process and measurements noises, respectively, which both are of appropriate dimensions. These noises are modelled as identically distributed random sequences with zero mean. It is assumed these noises are unknown to the operator, but bounded \([53]\). Larger disturbances, such as entire disconnections of areas or mechanical failure, are not considered in this research. 

**Assumption 3.4.** Uncertainties \(\eta(t)\) and \(\xi(t)\) are unknown by the system operator, but their norms are bounded by known sequences \(\bar{\eta}(t)\) and \(\bar{\xi}(t)\).

### 3.2.2. Continuous-Time Automatic Generation Control Model

For the modelling of AGC, a centralised approach was selected in subsection 3.1.1. In the absence of an attack, the continuous-time state space representation is:

\[
AGC_c : \begin{cases}
\dot{x}_c(t) = A_{c,c} x_c(t) + B_{c,c} y_p(t) \\
u_c(t) = C_{c,c} x_c(t)
\end{cases}
\]  

where

\[
x_c(t) = \begin{bmatrix} \Delta P_{c1} & \Delta P_{c2} \end{bmatrix}^T
\]

\[
y_p(t) = \begin{bmatrix} \Delta f_c(t) & \Delta P_{tie1}(t) \end{bmatrix}^T
\]

\[
u_c(t) = \begin{bmatrix} \Delta P_{c1} & \Delta P_{c2} \end{bmatrix}^T
\]

are the states, outputs and inputs, respectively, and

\[
A_{c,c} = O_{2\times2},
B_{c,c} = \begin{bmatrix} -K_1 \beta_1 & 0 & -K_1 \\
0 & K_2 \beta_2 & K_2 \end{bmatrix},
C_{c,c} = I_2.
\]

are the continuous-time state space matrices. \(O_{2\times2}\) represents a null matrix and \(I_2\) the identity matrix, both of dimension \((2 \times 2)\). Since AGC is a purely algorithmic process, no physical process or measurement noise are applicable.

**Remark.** Due to the relationship of Equation 3.9, only \(\Delta P_{tie1}(t)\) is required to be sent across the network. Hence, \(y_{p2}(t)\) is reduced to containing \(\Delta f_2(t)\) only, i.e. \(y_{p2}(t) = \Delta f_2(t)\), and \(y_p(t), \hat{y}_p(t) \in \mathbb{R}^{ny_N-1}\).
3.2.3. Discrete-Time Models

For numerical simulation on the HILDA testbed, the continuous-time models are discretized. This is due to the discrete nature of the power system data (which are first sampled before being transferred over telemetry links) [18]. The discrete-time model is achieved according to the zero-order hold (ZOH) method with a sample time of $t_s = 0.01$ seconds. The detailed derivation process resulting in the discrete-time models is not discussed in this thesis. For this, the reader is referred to [109]. The updated notations for the discrete-time state space models are provided in Equation 3.25 and Equation 3.26, where $A_{d,p_1}, B_{d,p_1}, C_{d,p_1}, A_{d,c}, B_{d,c}$ and $C_{d,c}$ are the newly discretized state space matrices, while $\eta_i[k]$ and $\xi_i[k]$ represent the discretized noise profiles. The rank of the controllability matrices is equal to the number of states, indicating that both $(A_{c,p_1}, B_{c,p_1})$ and $(A_{d,p_1}, B_{d,p_1})$ are controllable pairs.

\begin{align*}
\text{Area}_{d,i} : & \left\{ \begin{array}{l}
x_{p_1}[k+1] = A_{d,p_1}x_{p_1}[k] + B_{d,p_1}u_{p_1}[k] + \eta_i[k] \\
y_{p_1}[k] = C_{d,p_1}x_{p_1}[k] + \xi_i[k]
\end{array} \right.
\tag{3.25}
\end{align*}

\begin{align*}
\text{AGC}_d : & \left\{ \begin{array}{l}
x_{c}[k+1] = A_{d,c}x_{c}[k] + B_{d,c}\tilde{y}_{p}[k] \\
u_{p}[k] = C_{d,c}x_{c}[k]
\end{array} \right.
\tag{3.26}
\end{align*}

3.3. Data Integrity Attack Modelling

Most of the available research models data integrity attacks through some form of addition or subtraction applied to the original communication signal [12, 148, 173, 197]. However, modelling in this fashion would not include reconnaissance or MITM attacks: to read the original signal and replace it with malicious data, the modelling approach should allow communication interruption and substitution as well. To this end, the attacker $\mathcal{A}$ is modelled as MITM between the LFC areas and the AGC mechanism, as visualised in Figure 3.6. In the case of an attack, $\tilde{y}_{p}[k] = y'_{p}[k]$ and/or $\tilde{u}_{c}[k] = u'_{c}[k]$ (depending on which signal is attacked), where $y'_{p}[k]$ and $u'_{c}[k]$ represent the maliciously altered measurements and control inputs, respectively. The data integrity attack takes place during the attack time period $\kappa_a$, which is initiated at timestep $k_0$. For the attack scenario to occur, Assumption 3.5 is made.

**Assumption 3.5.** Attacker $\mathcal{A}$ is able to infiltrate the network on which communication data between the LFC areas and the AGC mechanism are exchanged.

![Figure 3.6: Simplified schematics of a two-area load frequency control system under a data integrity attack](image)

Mathematically, the data integrity attack problem is formulated by Equation 3.27 and Equation 3.28. The attack functions for the scaling and replay attacks specifically are discussed in the next two subsections.

**Assumption 3.6.** When $k \notin \kappa_a$, signals are not changed by the communication network in any way, i.e. $\tilde{y}_{p}[k] = y_{p}[k]$ and $\tilde{u}_{c}[k] = u_{c}[k]$.

\begin{align*}
\tilde{y}_{p}[k] &= \left\{ \begin{array}{ll}
y_{p}[k] & \text{for } k \notin \kappa_a \\
y'_{p}[k] & \text{for } k \in \kappa_a
\end{array} \right.
\tag{3.27}
\end{align*}

\begin{align*}
\tilde{u}_{c}[k] &= \left\{ \begin{array}{ll}
u_{c}[k] & \text{for } k \notin \kappa_a \\
u'_{c}[k] & \text{for } k \in \kappa_a
\end{array} \right.
\tag{3.28}
\end{align*}
3.3.1. Scaling Attack
A scaling attack was already introduced in subsection 2.2.2. This is a 'naive' attack [59, 144], implying that it does not require any process knowledge of the attacked system. A scaling attack simply intercepts certain communication variables, after which the variables are altered through multiplication by an arbitrary scale and sent to their original destination without additional time delay [17, 24, 100]. This is mathematically formulated as

\[ y'_p[k] = \Gamma_y y_p[k], \]
\[ u'_c[k] = \Gamma_u u_c[k] \]  

(3.29)

where \( \Gamma_y \in \mathbb{R}^{3 \times 3} \) and \( \Gamma_u \in \mathbb{R}^{2 \times 2} \) are mapping matrices which can direct data corruption to respective signal transmission channels (e.g. for a multiplication of all accessory measurements by 2, \( \Gamma_y = 2I_3 \)).

3.3.2. Replay Attack
Like the scaling attack, replay attacks were already introduced in subsection 2.2.2. Though preliminary research shows that these attacks are more difficult to detect [17, 24, 52], they too do not require any system knowledge. In replay attacks, the attacker \( \mathcal{A} \) records a sequence of transmitted signals during period \( T \), starting at \( k_r = k_0 - T \). Then, starting at \( k_0 \), the original communication signal is replaced with the recorded sequence. This is mathematically formulated as

\[ y'_p[k] = \Psi_y y_p[k - T], \]
\[ u'_c[k] = \Psi_u u_c[k - T] \]  

(3.30)

where \( \Psi_y \in \mathbb{R}^{3 \times 3} \) and \( \Psi_u \in \mathbb{R}^{2 \times 2} \) are binary incidence mapping matrices that determine which variable sequence is replayed on which channel (e.g. for replaying all measurements on their accessory channels, \( \Psi_y = I_3 \)). Only identity mapping matrices are considered in this study.

3.4. Conclusion
In this chapter, multiple LFC modelling approaches were presented, after which the split area with combined AGC approach was selected. This approach was used to model a two-area LFC system with a single generator per area. To this end, first the LFC dynamics were discussed, after which these dynamics were combined in state space representations. Finally, based on this LFC model, data integrity attacks were treated, more specifically scaling and replay attacks. In the next chapter, the IDS mechanism is discussed mathematically in the context of the LFC and attack models.
This chapter describes the mathematical design of the implemented IDS mechanism. As already introduced, this is a combination of observer-based detection and active DMWM. The mathematical formulation of the observer-based detection mechanism is introduced first, including the criteria for proper functionality. This is followed by the formulation of the active DMWM mechanism. In the final section of this chapter, the mathematical proof behind detecting data integrity attacks through the priory designed IDS mechanism is discussed. The design is largely based on [1, 52, 53, 51, 55, 200].

4.1. Observer Design
To determine if an attack (or fault for that matter) has occurred, observer-based IDS mechanisms estimate the normal physical behaviour of a process. If the measured values deviate too extensively from the estimated ones, an attack could be the cause. Together with the Kalman filter, the Luenberger observer is the best-known technique to dynamically create these estimations [125]. However, Kalman filters estimate the system states with noise [204], which in this study is not possible due to Assumption 3.4. Hence, this section clarifies the design of a Luenberger observer $\mathcal{D}$ (an abbreviation of "Detector"). First, its placement/location in the system is discussed, followed by the state estimation leading to residual generation. The detailed functionality of a Luenberger observer is omitted here. For this, the reader is referred to [189].

4.1.1. Placement of Luenberger Observer
Similar to [55], $\mathcal{D}$ is located only at the control site of the LFC system (e.g. next to the AGC mechanism). This is visualised in Figure 4.1, where $y_r$ is the combined residual vector of both LFC area 1 and 2, i.e. $y_r = [y_{r1} \ y_{r2}] \in \mathbb{R}^{n_N-1}$. This residual will be used for the actual detection.

![Figure 4.1: Simplified schematics of a two-area load frequency control system under a data integrity attack with detection](image-url)

Figure 4.1: Simplified schematics of a two-area load frequency control system under a data integrity attack with detection
4.1.2. State Estimation and Residual Generation

By supplying the Luenberger observer with the control input generated by the AGC mechanism and the (possibly compromised) output measurements, it generates an estimated state and accompanying estimated output. It does so using the closed loop system model. The estimated output is subtracted from the measured output, resulting in 

$$ y_i[k] = |y_p[k] - \hat{y}_p[k]|. $$

\( y_i[k] \) serves as observer output, but it also is fed back to the observer in a closed-loop fashion. In canonical form, the (possibly compromised) output measurements, it generates an estimated state and accompanying estimated output.

$$ D_i : \begin{cases} \dot{x}_{p_i}[k + 1] = A_{d,p_i} \dot{x}_{p_i}[k] + B_{d,p_i}u_{p_i}[k] + L_{d_i}y_{r_i}[k] \\ \hat{y}_{p_i}[k] = C_{d,p_i} \dot{x}_{p_i}[k] \end{cases} $$

(4.1)

where \( x_{p_i}[k] \) and \( \hat{y}_{p_i}[k] \) are the estimated states and outputs (of equal dimensions as the actual states and outputs), \( x_{p_i}[0] = 0 \) is the initial state, and \( L_{d_i} \in \mathbb{R}^{n_y \times n_u} \) is the static discretized Luenberger observer gain. The state space matrices are equal to those in Equation 3.25. The observer computes output residuals of the two LFC areas separately because otherwise, when scaling up the amount of LFC areas, the observer model might become too computationally expansive to handle real-time operation. For the observer to function, \( (A_{d,p_i}, C_{d,p_i}) \) should be a detectable pair [52, 53, 51, 55].

Assumption 4.1. \( (A_{d,p_i}, C_{d,p_i}) \) is a detectable pair.

4.2. Dynamic Multiplicative Watermarking Design

The idea of watermarking is to actively superimpose a signal (i.e. a watermark) on the original signal which is to be communicated over the network. This is done by sending the original signal through a watermarking filter. Intuitively, such a superimposition empowers system operators to arbitrarily control the transmitted signals, thereby increasing signal integrity control. In this study, this superimposition is done in a multiplicative manner, i.e. such that a watermark equalising filter on the other side of the network can revoke (i.e. equalise) the effect of the watermaber, thereby retrieving the original signal. Also, the watermarker and its equaliser are designed such that their parameters can switch over time.

The state of the watermarker and its equaliser are parameterised by

$$ \theta[k] := \theta_s \in \Theta \quad \text{for} \quad k_s \leq k < k_{s+1} $$

(4.2)

where \( \Theta = \{ \theta_1, ..., \theta_{\Omega} \} \) is the set of possible parameters (\( \Omega \) being the total amount of parameters), and \( \mathcal{K}_\Theta = \{ k_1, ..., k_{\Omega}, ... \} \) is the set of switching times which trigger a watermarking state change [52].

4.2.1. Watermarker Placement

In this study, both the measurements and the control inputs are watermarked. This is similar to the approach in [55]. For the LFC model, this approach is visualised in Figure 4.2. Here, \( W(\theta[k]) \) and \( G(\theta[k]) \) represent the watermarking filters. These are able to individually watermark all communication signals. \( Q(\theta[k]) \) and \( H(\theta[k]) \) represent their respective equalising filters. The outputs of the watermarking and equalising filters are \( y_w[k], y_q[k], u_g[k] \) and \( u_h[k] \) for \( W(\theta[k]), Q(\theta[k]), G(\theta[k]) \) and \( H(\theta[k]) \), respectively. For the LFC model of this study, the watermarking and equalising filter sets would consist of \( n_yN - 1 \) and \( N \) filters, respectively. However, for simplicity of notation, the remainder of this section considers singular measurements and control inputs. Also for simplicity of notation, \( (\theta[k]) \) is omitted when deemed possible.

After denoting \( \Sigma \in \{ W, G \} \) and \( \Phi \in \{ Q, H \} \) as the sets of watermarking and equalising filters (i.e. the filters before and after the signal is sent over the network, as depicted in Figure 4.2), respectively, a combined notation of the filter state space model is composed:

\[
\Sigma : \begin{cases} x_\sigma[k + 1] = A_\sigma(\sigma[k]) x_\sigma[k] + B_\sigma(\sigma[k]) y_p[k] \\ y_\sigma[k] = C_\sigma(\sigma[k]) x_\sigma[k] + D_\sigma(\sigma[k]) y_p[k] \end{cases} \quad (4.3)
\]

\[
\Phi : \begin{cases} x_\phi[k + 1] = A_\phi(\phi[k]) x_\phi[k] + B_\phi(\phi[k]) y_p[k] \\ y_\phi[k] = C_\phi(\phi[k]) x_\phi[k] + D_\phi(\phi[k]) y_p[k] \end{cases} \quad (4.4)
\]
where $\sigma \in \{w, g\}$ and $\phi \in \{q, h\}$ define what filter the states, inputs and outputs belong to [55]. It should be noted that despite their identical mathematical notation, the watermark parameters within the sets $\Sigma$ and $\Phi$ do not have to be the same (i.e. $W(\theta_s) \neq G(\theta_s)$ and $Q(\theta_s) \neq H(\theta_s)$). In fact, when generating the results of this study (which are discussed in chapter 6), they are not.

### 4.2.2. Watermarking and Equalising Filter Design

$G$ and $H$ are designed to be the stable inverses of $W$ and $Q$, respectively, i.e. $Q := W^{-1}$ and $H := G^{-1}$. For this, the inverse of a system is to be defined as in Lemma 3.15 from [220]. This gives

$$QW = I_{n_yN-1}, \quad HG = I_N. \quad (4.5)$$

As a result, Assumption 3.5 can be extended by stating that $y_{q}[k] = y_{p}[k]$ and $u_{h}[k] = u_{c}[k]$ in the absence of an attack. This way, system performance is not decreased in the absence of cyber-attacks. Consequently, no additional hardware updates are needed on existing generation units [90].

To design such appropriate filters, this study leverages the work of [52, 53]. The watermark generator is designed to be an Infinite Impulse Response (IIR) filter of order $M$. In canonical form, where $x_{\sigma}[k] \in \mathbb{R}^M$ and for $m = \{1, \ldots, M\}$, the watermarking filters of Equation 4.3 are represented by

$$A_{\sigma} = \begin{bmatrix} O_{M-1,1} & I_{M-1} \\ w_A & 1 \end{bmatrix}, \quad B_{\sigma} = \begin{bmatrix} O_{M-1,1} \\ w_B, (0) \end{bmatrix}, \quad C_{\sigma} = \begin{bmatrix} \ldots & w_B, (m) \end{bmatrix}, \quad D_{\sigma} = w_B, (0) \quad (4.6)$$

where $w_A = [w_{A, (1)} \ldots w_{A, (M)}]^T \in \mathbb{R}^M$ and $w_B = [w_B, (0) \ldots w_B, (M)]^T \in \mathbb{R}^{M+1}$ represent the filter parameters which are switchable over time. Correspondingly, in canonical form, where $x_{\phi}[k] \in \mathbb{R}^M$, the equalising filters of Equation 4.4 are represented by

$$A_{\phi} = \begin{bmatrix} O_{M-1,1} & I_{M-1} \\ -w_B, (0) \end{bmatrix}, \quad B_{\phi} = \begin{bmatrix} O_{M-1,1} \\ -w_B, (0) \end{bmatrix}, \quad C_{\phi} = \begin{bmatrix} \ldots & -w_B, (m) \end{bmatrix}, \quad D_{\phi} = \frac{1}{w_B, (0)} \quad (4.7)$$

**Assumption 4.2.** $W(\theta[k]), Q(\theta[k]), G(\theta[k])$ and $H(\theta[k])$ are stable for all $\theta[k] \in \Theta$.

Now, according to Theorem 2 from [52], using Assumption 4.2, it can be stated that there indeed is no performance loss when involving the watermark filters if, and only if, the states of $\Sigma$ and $\Phi$ are such that $x_{\sigma}[k] = x_{\phi}[k]$ for all $k \in \mathcal{K}_\sigma$. Also, [52] concludes that the proposed scheme can be used in a modular fashion because there is no performance reduction in the absence of attacks.
4.3. Detection of Data Integrity Attacks

To perform attack detection, some alerting mechanism needs to be constructed. In this case, this is the observer residual \( y_r[k] \) which is being compared to a robust detection threshold \( \bar{y}_r[k] \), both being produced by \( D_{1,2} \) from Figure 4.2. The alerting criterion is formalised as

\[
y_r[k] \geq \bar{y}_r[k]. \tag{4.8}
\]

The residual was already introduced earlier in subsection 4.1.2. Its dynamics, which are derived from [52, 53], are formalised as

\[
y_r[k+1] = (A_{d,p_i} - L_{d} C_{d,p_i}) y_r[k], \tag{4.9}
\]

where \( L_d \) should be designed such that \( A_{r_i} = (A_{d,p_i} - L_{d} C_{d,p_i}) \) has all eigenvalues inside the unit circle, i.e. is Schur. This is achieved through the algorithm of [98], which places all closed-loop poles at certain specified locations. Through this placement, \( y_r[k] \) converges to zero [189].

As detection threshold, the design of [52] is used. The residual is designed in a robust fashion, i.e. such that it can cope with the unknown disturbances of \( \eta[k] \) and \( \xi[k] \) (in the upcoming equations, the subscript \( i \) is omitted for simplicity of notation):

\[
\bar{y}_{r,(n)}[k] = \alpha_n \sum_{h=0}^{k-1} (\delta_n)^{k-1-h} (\bar{\eta}[h] + ||L_d||\bar{\xi}[h]) + (\delta_n)^k \bar{x}_r[0] + \bar{\xi}[k] \tag{4.10}
\]

where subscript \( n \) denotes the various measurement signals, \( \bar{\eta}, \bar{\xi} \) and \( \bar{x}_r[0] \) are the upper bounds of the norms of \( \eta, \xi \) and \( x_r[0] \), respectively, and \( \alpha_n \) and \( \delta_n \) are constants which meet the requirement that

\[
||C_{d,p,(n)} (A_r)^k|| \leq \alpha_n (\delta_n)^k \leq ||C_{d,p,(n)}|| \cdot ||(A_r)^k|| \tag{4.11}
\]

with \( C_{d,p,(n)} \) being the \( n \)-th row of the matrix \( C_{d,p} \). Ones \( y_{r,(n)}[k] \geq \bar{y}_{r,(n)}[k] \), a detection alarm is triggered and the detection step \( k_d \) is saved for later inspection. According to Theorem 5 from [51], if a time index \( k_d > k_0 \) and a component \( n \in 1, \ldots, n_p \) exist such that, during a MITM attack, the inequality from Equation 4.12 holds, then detection at \( k_d \) is established.

\[
\left| C_{d,p,(n)} \sum_{h=k_0}^{k_d-1} (A_r)^{k_d-1-h} \left( B_{d,p}\Delta u[h] - L_d\Delta y_p[h] \right) \right| + \Delta y_p[k] > 2\alpha_n \sum_{h=0}^{k_d-1} (\delta_n)^{k_d-1-h} (\bar{\eta}[h] + ||L_d||\bar{\xi}[h]) + (\delta_n)^{k_d-k_0} (\alpha_n \bar{x}_r[k_0] + \bar{y}_{r,(i)}[k_0]) + 2\bar{\xi}[k_d] \tag{4.12}
\]

4.4. Conclusion

This chapter showed the design of the IDS applied in this study, which is a combination of a Luenberger observer and an active DMWM mechanism. The Luenberger observer is located next to the AGC mechanism, outputting a residual \( y_r[k] \). The placement of the DMWM mechanism is done such that it increases the integrity of both the measurements and the control inputs travelling over the network. By designing them as switching IIR filters, it was made sure that no additional performance burden is imposed on the system, while theoretically increasing detection performance. This detection is to be executed through a comparison between the observer residual and a robustly designed threshold. This concludes the modelling and design of the LFC system, data integrity attacks and IDS. The next chapter is concerned with the design and configuration of the HILDA testbed.
5

Design and Configuration of the Testbed

In this chapter, the setup of the HILDA testbed is discussed. This HILDA testbed is to serve as prototype, based on which four similar testbeds (i.e. HILDA’s sisters) will be deployed in the Systems and Control lab. As a result, this chapter serves two purposes: a handbook for the deployment of HILDA’s sisters; and an explanation on how the specific preliminary models and designs of this study are numerically deployed on the HILDA testbed. To this end, this chapter first discusses the preliminaries (i.e. the motivation and constraints) regarding the testbed. This is followed by a description on the appliances. In the section thereafter, the configuration of this hardware is discussed through testbed schematics. Finally, the configuration of the network and the accompanying software is explained.

Remark. This is a thesis for the programme of Systems and Control, in which IT is not actively studied. In order to facilitate future projects of Systems and Control, the required design and configuration steps regarding IT are elaborated equally deeply as Systems and Control related topics.

5.1. Testbed Preliminaries

Before discussing the physical aspects of the HILDA testbed, the motivation for a testbed is emphasised. Also, there were some constraints the author had to cope with regarding the design and configuration of the testbed, which are discussed thereafter.

5.1.1. Testbed Motivation

Regarding cyber-security measures (or all technical measures for that matter), decidedly more studies validate performance using desktop simulations than testbeds, mainly because they are more expensive. However, this research argues that there are a few essential limitations to desktop simulations.

First of all, desktop simulations do not include natural system delays as they occur in real-world systems [164]. Examples of these delays are: communication delays, when messages need to travel between geographically distant locations; stack delays (as explained in subsection 2.1.3); and switching delays, both for the switching between different protocols (as also explained in subsection 2.1.3) and for the switching between analogue and digital signals. Due to the real-time property of ICSs, the control algorithm needs to be executed within a certain sample time. Whether or not this is properly possible despite delays should be taken into account in the validation. Though these delays can be simulated in desktop simulations, it self-evidently is more accurate to involve real-world delays.

Additionally, real-world ICS application have to cope with increased signal distortions. For example, when signals are sent over communication cables, a voltage drop occurs, resulting in a loss of signal accuracy [33]. Also, all physical signal transmissions are prone to noise, interference and crosstalk as a consequence of surrounding magnetic fields. Overall, testbeds form a unified environment in which communication, physical and control characteristics are accurately captured [14].
5.2. Testbed Appliances

In this section, the most dominant control appliances used in the HILDA testbed are canvassed. First, the required appliances are derived from the model constructed in chapter 3 and chapter 4. Then, for each required appliance, the chosen hardware is discussed together with its functionalities in brief. The reader is expected to have a basic understanding of electrical engineering. For more detailed information, the reader is referred to the cited documentations or the respective product pages.

5.2.1. Required Appliances

To be able to simulate the constructed LFC model with dynamic watermarking being subjected to a data integrity attack, all model segments have to somehow be represented. This representation is visualised in Figure 5.1. The physical process of both LFC areas is simulated on a real-time simulator from dSPACE. This simulator outputs analogue ‘measurements’, which are transformed to an EtherCAT protocol by I/O modules. A PLC then watermarks the measurements with filter \( \mathcal{W} \) and sends them to another PLC over an Ethernet switch. This switch is simulating a network, and is hence also the connection point for the MITM attack PC. The hierarchically highest PLC, i.e., PLC 1, removes the watermark through filter \( \mathcal{G} \) and executes the AGC and observer algorithms. The control input is filtered by \( \mathcal{G} \) and sent to PLC 2 via the same (compromised) switch as before. PLC 2 removes the watermark through filter \( \mathcal{H} \), after which the EtherCAT messages are transformed to analogue control signals which are provided as input to the simulator. The simulator, both PLCs, the I/O modules and the Ethernet switch are all configured with a management PC. This management PC also serves as HMI by providing analysis and control tools to system operators. These control appliances all depend on proper communication and power wiring, which is discussed in further detail in section 5.3.

5.2.2. Real-Time Simulator: dSPACE MicroAutoBox II 1401/1513/1514

Real-time simulators accurately mimic physical ICS processes. To this end, real-time analogue or digital in- and outputs can be generated and communicated to other hardware through connection pins. The specific simulator model used in this study is the MicroAutoBox (MAB) II 1401/1513/1514. Its PPC750 GL Power PC processor with 900 MHz clock frequency is capable of real-time simulations. The base board is further equipped with 8 MB of global RAM, 16 MB of local RAM, and 16 MB flash memory. Whether or not a simulation is running is indicated through a status Light-Emitting Diode (LED). As software interface, it uses the Real-Time Interface (RTI) library, which can be integrated into Simulink. ControlDesk Version 6.3 is optionally used as development environment. Its power input is a 7-pin male Sub-D connector, through which the device is also grounded and which is accompanied by a status LED. Flexible I/O extensions make the MAB II suited for many simulation varieties [72].
A few items come with the MAB II. These are all for connecting it to a power source and to external I/O. The dominant I/O modules of the MAB II are two female 156-pin Zero-Insertion Force (ZIF) connectors (of type DS1513 and DS1514), which are complemented with included male connectors. Through the connection between the two, various types of communication signals can be exchanged. This study exercises the analogue inputs and outputs of type 1 only, which use an Analogue-to-Digital Converter (ADC) and a Digital-to-Analogue Converter (DAC), respectively, to communicate with the MAB II base board. Each individual analogue signal requires a dedicated ground wire (i.e. reference potential wire) from the external I/O to the dSPACE I/O connector. The Hardware Installation and Configuration documentation is only available to customers of dSPACE.

**Remark.** Two male ZIF connectors have been ordered separately for this thesis due to loss of the ones that came with the original package.

### 5.2.3. Programmable Logic Controller: Beckhoff C6030-0060

Beckhoff is a developer and distributor of industrial control equipment, such as PLCs and HMI, and the accompanying technologies (softwares). It uses TwinCAT (which stands for ‘The Windows Control and Automation Technology’) as configuration and computation software. To execute the control and watermarking algorithms of this study, the Beckhoff C6030-0060 Industrial PC (IPC) is used in a dual fashion. An IPC is similar to a regular PC, except for the fact that it is designed to be deployed in harsher industrial environments (i.e. it is more compact, able to handle large temperature variations, easily mountable etc.). The C6030-0060 type are equipped with two Intel Core processors, (evidently) capable of handling real-time control. The C6030-0060 offers four Ethernet RJ45, four Universal Serial Bus (USB) and two DisplayPort (DP) connections, of which this study only uses the first type. It runs on a rated voltage of 24V Direct Current (DC) power. This is supplied through 2x2-pin voltage sockets, which accommodate wire cross sections up to 1.5mm². Correct power supply is verified through the PWR LED, while activity on the hard drive is indicated by the HDD LED.

The IPC runs on a Windows Operating System (OS). In the case of this study, the TwinCAT 3 automation software platform is used to configure the IPC. TwinCAT 3 consists of two essential environments: eXtended Automation Engineering (XAE) and eXtended Automation Runtime (XAR). A simplified view of their functionalities is depicted in Figure 5.2. The XAE environment is the programming environment, running either on the IPC or a linked PC. As development environment, it either uses Microsoft Visual Studio or a stripped version of it, referred to as the TwinCAT XAE Shell (or TcXaeShell). In this environment, TwinCAT projects can be constructed, in which developers can write code based on the object-oriented IEC 61131-3 standard or C/C++ [71]. TwinCAT is accompanied by a large amount of additive products which expand its capabilities (e.g. by integrating MATLAB & Simulink, enabling HMI integration etc.). These products fall into three categories: TExxxx (engineering extensions); TC1xxx (forming the basis of XAR); and TFxxxx (additional functions for XAR).
All can be deployed onto XAE through libraries. Accessing these libraries requires licences, which can be acquired separately, or appraised through one-week trial licences (though these trial versions often come with certain restrictions). The XAE environment interacts with the XAR environment in a duplex fashion. The runtime environment is where the programmes are executed by a real-time kernel. This environment can communicate with sensors, actuators and other TwinCAT devices through its real-time network drivers. Developers can adjust the configuration of the IPC when TwinCAT is in ‘Configuration Mode’, while the programme can run only when in ‘Run Mode’. Which mode the IPC is currently in is indicated by the TC LED on the C6030-0060. More detailed information, including links to full documentations, is found in the information system (or INFOSYS) database.

Remark. When ordering the C6030-0060 IPCs, three licences were acquired per device (next to the essential TE1000 (TwinCAT 3 Engineering) licence): TC1200 (TwinCAT 3 PLC), enabling the creation of PLC projects, thereby using the IPC as PLC; TF1800 (TwinCAT 3 PLC HMI), allowing for visualisation integrated in the PLC project; and TF6250 (TwinCAT 3 MODBUS TCP), empowering the use of the MODBUS communication protocol.

Remark. The licences and separate voltage sockets can be found in their respective envelopes.

Remark. A total of ten C6030-0060 IPCs were available to the author.

5.2.4. Input/Output Modules: Beckhoff EK1100 and ELx004
To establish communication between the simulator and the PLCs, Beckhoff I/O modules are utilised. These modules can assemble communication of a certain type, transform them into another type and/or combine them, and subsequently send them through to a destination. For example, multiple analogue measurement signals from sensors can be combined and send through as MODBUS protocol.

The central element of the I/O module used in this study is the EK1100 EtherCAT Coupler. This device forms the link between an EtherCAT Device Protocol [76], which is sent over an EtherCAT network, and EtherCAT Terminals, which can be of type ELxxxx, ESxxxx or EMxxxx. For connection with the EtherCAT network, it has two Ethernet RJ45 connections (one for regular in- and output, and one for connecting further EtherCAT devices in the same strand). On the other side, a multitude of terminals can be added, which can process different kinds and amounts of communication signals. The whole module (i.e. the EK1100 and its hooked terminals) is powered by two rated voltages of 24V DC power: one is used to power the EK1100; the other is used as power source for the communication outputs (in wired communication, the physical transmission of messages is done using current or voltage).

In this study, only analogue signals have to be translated to the EtherCAT protocol, which is done by the EL30xx and EL40xx lines for inputs and outputs, respectively. More specifically, the EL3004 and EL4004 are employed, which are capable of handling four in- and outputs, respectively. These in- and outputs are single-ended, meaning that they only travel over a single conductor. This is opposed to differential signalling, in which two conductors carry signals of equal magnitude but opposite polarity (to reduce noise impact) [153]. The EL3004 can process signals in a range between −10V and +10V.
does so with a resolution of 12 bits. The same resolution is applied by the EL4004, although its output range is between 0V and +10V. All signals are accompanied by a reference voltage signal.

**Remark.** Next to the EL3004 and EL4004, EL1008 and EL2008 terminals have been acquired, which are capable of handling digital in- and outputs, respectively. A total of ten EK1100 Couplers, EL1008 terminals, EL2008 terminals, EL3004 terminals and EL4004 terminals were available to the author.

### 5.2.5. Ethernet Switch: HP E3800 48G-4SFP+ (J9574A)

Ethernet switches are capable of connecting the Ethernet adaptors of devices such as computers, thus creating a Local Area Network (LAN). They manage communication traffic between the connected devices by directing incoming and outgoing data. This data is encapsulated in Ethernet frames. The switch used in this study, the HP E3800 48G-4SFP+ (J9574A), contains a total of 48 ports. It can handle up to 10 Gigabit Ethernet protocol, although for this study only 1 Gigabit is required. To implement the model on the testbed as in Figure 5.1, it needs to connect both PLCs and form a node for the MITM attack PC. Also, it needs to connect the management PC to all devices (this could also be done through direct connections, but this would require installing additional Ethernet adaptors on the PC).

### 5.2.6. Management and Attack PC

The lab PC used for this study is the one stationed at Computer Wall Desk 3 in the lab for Systems and Control. This PC has an Intel Xeon processor with eight cores. It houses both the management PC and the malicious attack PC. The management PC performs multiple tasks: developing and deploying the LFC areas onto the MAB II via the ControlDesk software; developing the PLC programme in TwinCAT which then can be deployed to the XAR environments of the PLCs; and serving as HMI during the simulations. It would also have been possible to perform the PLC configuration directly on the C6030-0060 IPCs by connecting a mouse, a keyboard and a monitor, or via a Remote Desktop Connection (RDC) on the management PC. For both options, TwinCAT XAE would need to be additionally installed on the IPCs, since by default only TwinCAT XAR is installed. A disadvantage of such a setup is the local directory, so projects would have to be saved externally to prevent loss.

The attack PC runs on a Virtual Machine (VM) from Oracle Corporation. A VM is capable of realising an additional or replacement OS on a host PC. It does so as a hypervisor. This is an application which either shares or takes over the host PC hardware capabilities, such as CPU, on which a different operating system can be run. Oracle VM VirtualBox is a type 2 hypervisor. This type of hypervisor is installed on an already existing OS (Windows in this case), called the Host OS, which allows for the usage of its resources to realise a second OS (such as Kali Linux or Windows), called the Guest OS. A type 1 hypervisor would actually replace the existing OS entirely and directly control all the hardware, instead of having to share it.

**Remark.** A deliberate choice was made to use the Computer Wall Desk 3, as this is one of the desks which is best visible from the hallway, thereby having the most exposure.

### 5.2.7. Power Supply: Beckhoff PS1011-2410-0000

Both the C6030-0060 and the I/O modules require a 24V DC power source. The source is provided by a power supply, in the case of this study a Beckhoff PS1011-2410-0000 [66]. It contains a full bridge rectifier. This transforms a 100 – 240V wide-range AC input into a 24V 10A DC output with an efficiency of up to 95.2%. Proper DC output (i.e. a voltage above 18V) is verified through the DC OK status LED.

**Remark.** A total of five PS1011-2410-0000 power supplies were available to the author. Each supply is capable of delivering DC power to (at least) two PLCs and two I/O modules simultaneously.

### 5.3. Hardware Schematics

A goal of this chapter is to provide a handbook for the deployment of HILDA’s sisters. To this end, this section discusses the mounting and wiring schematics in which HILDA is physically configured. The result, i.e. the mounted and wired HILDA testbed, is visualised in Figure 5.3. In Figure 5.3, the HILDA testbed is divided into two segments, a left on and a right one.
5.3. Hardware Schematics

Remark. Next to the already discussed appliances, more ICS parts were required for the construction of the HILDA testbed. An ordering list with products from mainly RS Components is provided in Appendix B. This list also clarifies what spare parts still are available for future use of the testbed. On top of that, multiple useful tutorials for testbed construction are provided in Appendix D.

5.3.1. Mounting Schematics

As already introduced, the testbed is placed on the computer wall at the TU Delft lab for Systems and Control. This is done in such a way that the visibility of the rest of the lab remains as good as possible. The frame of the computer wall consists of custom sized beams and other parts from Item Industrietechnik GmbH. For proper mounting, 35mm DIN rail (conform to the EN 60715 standard) is used. Regarding spacing, the dimensions of free space from Table 5.1 should be taken into account. This table also summarises the tools with which the devices can be mounted, and the orientation in which they should be mounted. The Ethernet switch and lab PC are not considered, since these were already properly mounted before the start of this study.

<table>
<thead>
<tr>
<th>Devices</th>
<th>Mounting</th>
<th>Orientation</th>
<th>Left</th>
<th>Right</th>
<th>Top</th>
<th>Bottom</th>
</tr>
</thead>
<tbody>
<tr>
<td>dSPACE Simulator</td>
<td>M5 screws</td>
<td>Not specified</td>
<td>------</td>
<td>------</td>
<td></td>
<td>-------</td>
</tr>
<tr>
<td>Beckhoff PLC</td>
<td>M4 screws</td>
<td>Vertical only</td>
<td>50</td>
<td>50</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>Beckhoff I/O Modules</td>
<td>DIN rail</td>
<td>Any orientation</td>
<td>20</td>
<td>20</td>
<td>35</td>
<td>35</td>
</tr>
<tr>
<td>Beckhoff Power Supply</td>
<td>DIN rail</td>
<td>Not specified</td>
<td>15</td>
<td>15</td>
<td>40</td>
<td>20</td>
</tr>
</tbody>
</table>

Table 5.1: Summary of device mounting requirements

The dSPACE simulator is designed such that it can be used for in-vehicle simulations, which explains the mounting holes at the sides of the simulator. For this study, it suffices to simply place the simulator on the shelf of the computer wall without securing it. The PLCs, I/O modules and power supply are mounted below this shelf, right above a power socket dedicated to the HILDA testbed. The layout is designed as in Figure 5.4 (the dimensions of the devices themselves can be found in [65]). The PLCs are placed on the outer vertical bars of the computer wall frame, horizontally centred. To properly secure the PLCs on the frame, M4 screws and specially designed Item nuts are required. The screws need to be tightened after hanging up the PLCs. The DIN rail is secured on the inner vertical bars of the
frame, also with M4 screws and the same specially designed Item nuts. The power supply is placed on the left hand side of the lower DIN rail, which is closest to the power socket to which is should be connected. The I/O modules are also placed on the DIN rail, but then on the right side, closer to the PLCs they should eventually be connected to.

Remark. For redundancy and future testbed usage, the designed layout consists of two DIN rail and I/O module combinations. This study only requires the combination next to PLC 2.

![Figure 5.4: Front perspective of the Beckhoff equipment and DIN rail placement (on scale)](image)

5.3.2. Power Wiring Schematics

The power and communication wiring schematics are designed in accordance with Kirchhoff’s Circuit Laws (which state that the sum of currents in a node is zero, and that the sum of potential differences in a closed loop should also be zero) \[130\]. Two important aspects are discussed in this section: wire criteria and grounding. The entire wiring schematics is visualised in Figure 5.5.

Remark. Because the HILDA testbed is also designed for future use, extra care was taken to ensure orderly installation. To this end, the author attached a wiring duct to the back of each DIN rail. Also, power terminal blocks and their appropriate jumpers, both from Phoenix Contact \[42\], are installed to properly coordinate DC and ground wiring. Lastly, all wire ends are encapsulated by ferrules.

Wire criteria: The flow of electrons causes heat due to the present resistance (resulting in electrical energy being transformed to heat energy). To be able to have a sufficiently low cable resistance and prevent hazardous situations, a few wire aspects are crucial: American Wire Gauge (AWG) (which is a measure of wire cross-section), wire length, ampacity (the maximum current a conductor can carry continuously), resistivity (how strongly does the conductor resist electrical current) and wire temperature (since resistance increases with wire temperature). The required wire diameter is calculated by

\[
A = \frac{2 \cdot l \cdot I}{\gamma \cdot U_a} \quad \text{for DC}, \quad A = \frac{2 \cdot l \cdot I \cdot \cos(\phi)}{\gamma \cdot U_a} \quad \text{for single-phase AC},
\]

where \(A\) is the cross-sectional area in square meters, \(l\) is the cable length in meters, \(I\) is the rated current in amperes, \(\gamma\) is the conductivity of the conductor in Siemens/meter (S/m), \(U_a\) is the permissible voltage drop in %, and \(\cos(\phi)\) is the electrical efficiency of the system. Single phase AC is considered...
Figure 5.5: Wiring schematics of the testbed
since this is the type of current coming out of the power sockets in the lab. This study uses flexible plain annealed copper as conductor for the wiring, which has a conductivity of around 58S/m and a maximum rated current of 17A. For DC wiring, with a rated voltage of 24V and current of 10A, while considering a permissible voltage drop of 8.3% (the PLCs require at least 22V, which means a 8.3% drop) and a cable length of 2m (which is more than sufficient looking at Figure 5.4), the minimum cross-section is 0.35mm² (or 21 AWG). For AC wiring, with a rated voltage of 230V and current of 16A, while considering a voltage drop of 1% and a cable length of 2m, the minimum cross-section is 0.48mm² (or 20 AWG). However, less voltage drop is preferred, and the cables might need to be used more flexibly in the future, so eventually a cross-section of 1mm² is selected. All devices allow this cross-section at their respective input and output slots. The wiring placement is visualised in Figure 5.5.

**Grounding:** To ensure safety and minimise signal distortion, proper electrical grounding should be arranged. First of all, all electrically conductive chassis need to be able to rid any potential differences to prevent shock hazards. Also, the electrical circuit should have a central gateway, which is done by involving interconnected ground terminal blocks. These are connected directly to the dedicated testbed power socket, which supplies power to the power supply and the dSPACE simulator. Figure 5.5 involves another power socket, which supplies power to the Ethernet switch and the lab PC. Both power sockets are connected to a central lab power socket, which is consequently also the central ground gateway for the entire HILDA testbed. Figure 5.5 shows the grounding cable placement.

### 5.3.3. Communication Wiring Schematics

As shown in Figure 5.1, two types of communication need to be established: EtherCAT and analogue. EtherCAT travels over Ethernet cables. In this configuration, Cat6 cables are used, which supports communication speeds up to 1 Gbps and 250 MHz up to 100m according to the TIA 568.2-D standard. All devices of the HILDA testbed are capable of handling this speed, so any lesser capable Ethernet cable (such as Cat5) would be at the expense of testbed performance. The selected cables are RJ45 to RJ45. Their deployment is visualised in Figure 5.5.

As was briefly mentioned in subsection 5.2.4, the I/O modules use single-ended analogue communication. This implies that a voltage signal travels over a single conductor, which should be accompanied by a reference potential conductor. (This is opposed to differential communication, for which the reader is referred to [130]). The wires should be shielded to minimise interference from external electromagnetic fields of nearby devices. To connect all eight ports of each individual ELxxxx terminal, a 30m shielded Alpha Wire cable is selected with eight 0.35mm² (22 AWG) cores. The pins of the dSPACE ZIF connector demand a cross-section between 20 and 22 AWG, so this cable suffices (an even lower AWG would further decrease the cable flexibility). After consultation from the "ideal grounding" schematics in the MAB II Hardware Installation & Configuration manual, and after e-mail contact with dSPACE, the analogue communication wiring is configured as in Figure 5.5. An overview of the wired connections between the ZIF connector and the ELxxxx terminals is provided in Table 5.2, where the Analogue Output (AO) and Analogue Input (AI) are viewed from the perspective of the two-area LFC system simulated on the MAB II. At the ZIF connector, all signals are referenced to the GND pin closest to the DAC or ADC pins. Eventually, no shield grounding is applied, based on the tailored advice from dSPACE.

### 5.4. Software Configuration

Thus far, this chapter has provided information on the individual control appliances and the hardware schematics. With everything in place physically, proper software configuration remains. For this configuration, mainly the respective installation manuals were utilised. For some occasions, third party guides were consulted. This section walks through the software configuration in a minimalistic but comprehensive fashion. For more detailed information, the reader is referred to either the respective manuals, or the third party tutorials, of which an overview is provided in Appendix D.

**Remark.** *The model is first implemented in MATLAB & Simulink before being deployed on the HILDA testbed. This is due to two reasons: 1) because the author was familiar with MATLAB & Simulink as computing environment, and 2) because especially the dSPACE software is designed to be easily integrated with MATLAB & Simulink. MATLAB & Simulink is therefore used as basis, though it would also be possible to implement the model on the testbed directly.*
subsection 2.1.3, EAP works according to a Publisher/Subscriber relationship. A TwinCAT device can have multiple Publishers and Subscribers, which share the same IP address and possibly also the same MAC address. AMS NetIDs are used to make a distinction between these Publishers and Subscribers. Each Publisher/Subscriber receives an own AMS NetID, which only slightly differs from the base AMS NetID (e.g. if the base ID is xxx.xx.xxx.xxx.1.1, the first default Publisher ID is xxx.xx.xxx.xxx.2.1). The AMS NetID is also used to configure Subscribers to only receive information from a specific Publisher and reject all others. All Beckhoff devices have a MAC address which starts with the same Organisationally Unique Identifier (OUI), which is 00:01:05. To accustom the Attack PC to the Beckhoff equipment, it is given the same OUI. The default gateway should be the same for all devices, though is will not be used for the experiments since the information does not have to leave the local network (172.19.3.1-254).

Remark. All MAC addresses of the connected devices have to be registered on the switch. Otherwise, the messages originating from these devices are rejected. The registration can be performed by the lab technicians.

5.4. Software Configuration

For devices to be able to find each other, IP addresses and MAC addresses should be defined. Intuitively, in the eyes of Ethernet devices, IP addresses are the device names, while MAC addresses are their residences. To be able to transport a message across a network to a specific receiving device, a device can have multiple Publishers and Subscribers, which share the same IP address and possibly also the same MAC address. AMS NetIDs are used to make a distinction between these Publishers and Subscribers. Each Publisher/Subscriber receives an own AMS NetID, which only slightly differs from the base AMS NetID (e.g. if the base ID is xxx.xx.xxx.xxx.1.1, the first default Publisher ID is xxx.xx.xxx.xxx.2.1). The AMS NetID is also used to configure Subscribers to only receive information from a specific Publisher and reject all others. All Beckhoff devices have a MAC address which starts with the same Organisationally Unique Identifier (OUI), which is 00:01:05. To accustom the Attack PC to the Beckhoff equipment, it is given the same OUI. The default gateway should be the same for all devices, though is will not be used for the experiments since the information does not have to leave the local network (172.19.3.1-254).

Remark. The used version of MATLAB & Simulink is R2020b. This is compatible with the Beckhoff TE versions 2.x.xxx.xx and higher, instead of 1.2.xxx.xx and lower. According to the dSPACE documentation of version 2018-A, which is the one used in this study, the MATLAB & Simulink version R2018a or older should be used. However, the author did not encounter any issues with the configuration of the MATLAB & Simulink model on the dSPACE simulator.

Table 5.2: Overview of all analogue outputs, analogue inputs and remaining wired connections from the perspective of the dSPACE simulator

<table>
<thead>
<tr>
<th>#</th>
<th>Signal</th>
<th>Type</th>
<th>Source</th>
<th>Destination</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Δf[k]</td>
<td>AO</td>
<td>dSPACE</td>
<td>EL3004 1</td>
<td>Frequency variation of area 1</td>
</tr>
<tr>
<td>2</td>
<td>Δf[k]</td>
<td>AO</td>
<td>dSPACE</td>
<td>EL3004 1</td>
<td>Frequency variation of area 2</td>
</tr>
<tr>
<td>3</td>
<td>Δf[k]</td>
<td>AO</td>
<td>dSPACE</td>
<td>EL3004 1</td>
<td>Tie-line power variation of area 1</td>
</tr>
<tr>
<td>4</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 1</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>5</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>6</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>7</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>8</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>9</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 1 GND</td>
<td>Reference potential for signal 1</td>
</tr>
<tr>
<td>10</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 1 GND</td>
<td>Reference potential for signal 2</td>
</tr>
<tr>
<td>11</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 1 GND</td>
<td>Reference potential for signal 3</td>
</tr>
<tr>
<td>12</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 1 GND</td>
<td>Reference potential for signal 4</td>
</tr>
<tr>
<td>13</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2 GND</td>
<td>Reference potential for signal 5</td>
</tr>
<tr>
<td>14</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2 GND</td>
<td>Reference potential for signal 6</td>
</tr>
<tr>
<td>15</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2 GND</td>
<td>Reference potential for signal 7</td>
</tr>
<tr>
<td>16</td>
<td>-</td>
<td>-</td>
<td>dSPACE</td>
<td>EL3004 2 GND</td>
<td>Reference potential for signal 8</td>
</tr>
<tr>
<td>17</td>
<td>Δf[k]</td>
<td>AI</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Control input area 1</td>
</tr>
<tr>
<td>18</td>
<td>Δf[k]</td>
<td>AI</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Control input area 2</td>
</tr>
<tr>
<td>19</td>
<td>-</td>
<td>-</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>20</td>
<td>-</td>
<td>-</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>21</td>
<td>-</td>
<td>-</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>22</td>
<td>-</td>
<td>-</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>23</td>
<td>-</td>
<td>-</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Signal connection for future use</td>
</tr>
<tr>
<td>24</td>
<td>-</td>
<td>-</td>
<td>EL4004</td>
<td>dSPACE ADC</td>
<td>Signal connection for future use</td>
</tr>
</tbody>
</table>

Remark. Since this is a PC from the TU Delft, special administrator rights to install this software has to be requested. The lab technicians (specifically Will van Geest during the time of writing) can ensure these rights are granted. For this, a NetID and the PC Asset Tag are required.
5. Design and Configuration of the Testbed

5.4.2. Simulator Software: Real-Time Interface and ControlDesk

To get the LFC model from the MATLAB & Simulink simulation and run it on the dSPACE MAB II simulator, two softwares are used: RTI and ControlDesk. The specific versions for this study are RTI1401 and ControlDesk 6.3. RTI forms the link between the dSPACE HIL applications and the MATLAB & Simulink development environment, while ControlDesk is the simulation and control environment of the MAB II in which experiments can be initiated and tracked. The softwares can be installed using the accessory dSPACE installation disks. To perform the installation process, the reader is referred to the installation manuals. One note: to execute the installation application on this disk, the WSUS server should temporarily be bypassed.

Ones installed, the appropriate Simulink model can be extended with RTI ADC and DAC blocks (which can be found in the Simulink library, or by typing in rti at the MATLAB prompt). The extension of the LFC two-area model with these blocks is visualised in Figure 5.6 (without AGC, as this will be performed by other hardware), where the AO and AI are configured according to Table 5.2. In between the ADC and DAC blocks, the two LFC areas are modelled together with their interconnecting tie-line dynamic. The dSPACE blocks in Simulink transform ±10V signals into ±1.0 values. For the DAC outputs Δf[k] and ΔPZIF[k] this is acceptable, since all measurements stay within the ±1.0 range with high probability, and hence also within the ±10V range of the EL3004. However, due to choice of the EL4004 with a signal range between 0V and ±10V, translating the Simulink model to the dSPACE simulator requires some rescaling, as these should also be able to take on negative values. Hence, upon receiving the analogue signal, the dSPACE model performs the rescaling

\[ ΔP_{c_{dSPACE}}[k] = \begin{cases} 0 & \text{if } ΔP_{c_{analogue}}[k] = 0 \\ ΔP_{c_{analogue}}[k] \times 2.0 - 1.0 & \text{if } ΔP_{c_{analogue}}[k] ≠ 0 \end{cases} \]  

where \( ΔP_{c_{dSPACE}}[k] \) is the rescaled signal and \( ΔP_{c_{analogue}}[k] \) the analogue signal inputted in the ZIF connector. After this rescaling, all control inputs stay within the ±1.0 range with high probability.

After proper construction of the model, it can be 'built' to a rti1401.tlc target file using Simulink Coder (with the installation of RTI1401, Simulink Coder is extended with this option). This requires a right set of configuration parameters, which can be set under Settings in the Simulink Coder environment and are summarised in Table 5.4. The parameters omitted in this table can be left in their default setting.

### Table 5.3: Testbed devices and their addresses

<table>
<thead>
<tr>
<th>Network Device</th>
<th>IP Address</th>
<th>MAC Address</th>
<th>AMS Net ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>Management PC</td>
<td>172.19.3.242</td>
<td>64:00:6A:74:1E:81</td>
<td>172.19.3.51.1.1</td>
</tr>
<tr>
<td>Attack PC</td>
<td>172.19.3.239</td>
<td>00:01:05:4B:5B:D7</td>
<td>172.18.237.169.1.1</td>
</tr>
<tr>
<td>MAB II Simulator</td>
<td>172.19.3.44</td>
<td>64:4D:70:00:97:C3</td>
<td>-</td>
</tr>
<tr>
<td>PLC 1 Adaptor 1</td>
<td>172.19.3.240</td>
<td>00:01:05:66:DS:FC</td>
<td>172.18.237.177.1.1</td>
</tr>
<tr>
<td>PLC 2 Adaptor 1</td>
<td>172.19.3.241</td>
<td>00:01:05:66:DC:1C</td>
<td>172.18.237.162.1.1</td>
</tr>
<tr>
<td>Default Gateway</td>
<td>172.19.3.1</td>
<td>E8:1C:BA:35:F9:EF</td>
<td>-</td>
</tr>
</tbody>
</table>

### Table 5.4: Non-default Simulink Coder configuration parameters

<table>
<thead>
<tr>
<th>Tab</th>
<th>Parameter</th>
<th>Value</th>
<th>Elucidation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Solver</td>
<td>Simulation time</td>
<td>0.0 to inf</td>
<td>Simulation starts with same initial values and runs continuously without a self-governing stop.</td>
</tr>
<tr>
<td></td>
<td>Solver selection</td>
<td>Fixed-step</td>
<td>RTI only supports fixed-step solvers, so here a sample time of 0.01s is selected with the default Simulink ode3 solver.</td>
</tr>
<tr>
<td></td>
<td>Block reduction</td>
<td>Unchecked</td>
<td>Block reduction is not supported by RTI.</td>
</tr>
<tr>
<td>Code Generation</td>
<td>System target file</td>
<td>rti1401.tlc</td>
<td>The target file which is supported by ControlDesk.</td>
</tr>
<tr>
<td>RTI Simulation Options</td>
<td>Initial simulation state</td>
<td>RUN</td>
<td>Run model as soon as it is loaded.</td>
</tr>
<tr>
<td>RTI Load Options</td>
<td>Load application after build</td>
<td>Unchecked</td>
<td>More easily configured in ControlDesk manually.</td>
</tr>
</tbody>
</table>
With the proper configuration parameters, the target file is accompanied by an Structured Data File (SDF). This file can be deployed in ControlDesk. To do so, start a new project and experiment in ControlDesk. Select the dSPACE MAB II as target and the newly created `rti1401.tlc` target file as model. The additional outputs from Figure 5.6 have enabled the system operator to track the values in the layout of the ControlDesk interface, though these values can also be tracked in TwinCAT.

5.4.3. Programmable Logic Controller Software: TwinCAT 3

First, the TwinCAT 3 XAE software should be installed on the management PC. It is recommended to install the TwinCAT XAE Shell, which is the new default environment, replacing the Microsoft Visual Studio versions. Once TwinCAT is installed and launched, there is the option in Real-Time settings to isolate one of the eight PC cores, thereby dedicating it to run TwinCAT software. This cancels out the ‘Base Time’, i.e. the time required to jump from Windows to TwinCAT. Isolating a core is recommended, as it is one of the key advantages of using Beckhoff and TwinCAT. Due to the real-time requirement, it has to be made sure that the programme can run within the selected cycle time (in this case set to the default 0.01s). This can be verified in the Online tab. The subsequent configuration steps are to add the PLC as target systems on the management PC, to establish communication as designed in Figure 5.1, to deploy the MATLAB & Simulink AGC and IDS functionality on the PLCs, and to add a form of HMI to keep track of the relevant parameters.

Add PLCs as target systems: The HILDA testbed is designed such that the PLCs can be configured by the management PC. To enable this, the PLCs should be added as target systems in TwinCAT. For this, the real-time drivers have to be installed on the PLCs. This is done by login in on a RDC, running `C:\TwinCAT\3.1\System\TcRteInstall.exe`, and installing all adaptors (though this will cause the connection between the management PC and the PLC to be lost temporarily). If the LAN configuration is set according to subsection 5.4.1, the PLCs should be visible in the TwinCAT software when broadcast searching for new target systems. The PLCs can then be ‘added’ to the TwinCAT ‘route’, which means that the management PC now has access to the XAR environment of the PLCs. The licences can then be activated as documented on [65] under TwinCAT 3 and then Licensing. Successful activation can be checked under Licences in TwinCAT.

Establish communication: As has already been made clear in subsection 5.3.3, two types of communication need to be established. For the communication between multiple TwinCAT devices (in this case the two IPCs), it is important to note that there are two approaches: using EAP or using Automatic
Device Specification (ADS). As the system is better compatible with the former (since EtherCAT is the standard protocol of Beckhoff), EAP is used here. To establish an EAP connection, the reader is referred to the third party manual in Appendix D. Keep in mind that the correct Ethernet Adaptor has to be selected after adding a new EAP item under Devices. The LAN port numbers are reversed with respect to their adaptor numbers (e.g. for this setup, LAN1 is connected to the switch, which means ‘Ethernet 4’ is to be selected for proper connection, which can be checked through the MAC address). For the analogue communication, a link (or a ‘route’) has to be created between the PLC 2 and the I/O modules. For this, too, the reader is referred to the tutorials in Appendix D. Similarly to adding PLCs as target systems, the correct Ethernet adaptor has to be selected and properly installed. Keep in mind that all TU Delft administrative rights should be in order as well.

**Deploy AGC and IDS functionality on PLCs:** As discussed in subsection 5.2.3, the PLCs are programmed using the object-oriented IEC 61131-3 standard. More specifically, Structured Text (ST) is used in this study. To translate the MATLAB & Simulink model to ST, *Simulink PLC Coder* can be used. This works quite similar to *Simulink Coder* as discussed in subsection 5.4.2. To use this, a specific *Simulink* model functionality (e.g. the AGC) has to be put in a single *Simulink* subsystem, which has to be transformed to an *Atomic Subsystem*. Then, a ST code can be exported, which again requires a right set of configuration parameters, this time summarised in Table 5.5. One important note is that the entire *Simulink* model should be operational, not just the affiliated subsection.

<table>
<thead>
<tr>
<th>Tab</th>
<th>Parameter</th>
<th>Value</th>
<th>Elucidation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Solver</td>
<td>Solver selection</td>
<td>Fixed-step</td>
<td>RTI only supports fixed-step solvers, though here the solver and step size can be left by default (i.e. “auto”).</td>
</tr>
<tr>
<td>Code Generation</td>
<td>System target file</td>
<td>grt.tlc</td>
<td>The target file which is supported by Microsoft Visual Studio.</td>
</tr>
<tr>
<td>PLC Code Generation</td>
<td>Target IDE</td>
<td>Beckhoff TwinCAT 3</td>
<td>Dedicated TwinCAT 3 IDE.</td>
</tr>
</tbody>
</table>

Table 5.5: Non-default PLC Coder configuration parameters

The resulting ST code requires some modifications before it is implementable in TwinCAT, for which some ST skills are recommended. In case the reader were to use ST and does not have (enough) experience with it, he/she is referred to Appendix D for either a brief or an extended tutorial. Eventually, the PLCs are programmed as in Appendix E. The communication between PLCs and within PLC programmes themselves is configured to be of type REAL, while the analogue communication is configured to be of type INT. When the input and output signals are configured as such in ST, they can be linked to the I/O device variables after activating the TwinCAT configuration.

Once configured correctly, the HILDA testbed consists of three time zones: one for the dSPACE simulator, and one for each PLC. Each of these devices has its own cycle time of 0.01s to run its programme. These cycle times are not necessarily aligned. The real-time process is visualised in Figure 5.7. The process is initiated with a cycle from the simulator, resulting in the analogue $y_p[k]$ measurement signals. A new cycle is initiated on PLC 2, in which the analogue measurement signals are red, watermarked and published. This happens up to one cycle time after the cycle of the dSPACE has finished. In the third cycle time of the process, the published measurements are red by a subscriber at PLC 1 and are subsequently equalised, after which the AGC and IDS mechanisms perform their function, generating control inputs $u_c$. In the same cycle, these control inputs are watermarked and published. In the next cycle, at PLC 2, the watermarked control inputs are equalised and sent through as analogue signals to the simulator, completing the real-time process. Because the watermarking functionality now runs on two different (real-time) cores, special care has to be taken to align the switching times $\theta[k]$ of the watermarkers and their respective equalisers. Even a minor discrepancy in these switching times can cause a large residual spike due to a mismatch in watermarking parameters. To prevent this, the switching parameters of $W$ and $G$ are also published so that $Q$ and $H$ can subscribe to them. This way, the watermarking-equalising pairs $W,Q$ and $G,H$ remain aligned. Note that the watermarking functionality of $W$ and the equalising functionality of $H$, both in PLC 2, are executed in a different cycle. This means that the switching times of the watermarking-equalising pair $W,Q$ should not be synchronous to that of $G,H$, i.e. $W(\theta_g) \neq G(\theta_g)$ and $Q(\theta_q) \neq H(\theta_q)$. Simultaneous switching would cause $H$ to equalise a $u_g$ originating from $G$ which has not yet switched to the new watermarking parameters.
5.4. Software Configuration

Real-Time Simulator

Cycle 1: Run LFC areas to generate measurements

End: Receive control inputs for new cycle

Network

mux
demux

Real-Time Simulator

PLC 2 & I/O Modules

Cycle 2: Watermark measurements and publish them

Cycle 3: Equalise measurements, run AGC and IDS, watermark control inputs and publish them

Cycle 4: Equalise control inputs and send them through

End: Receive control inputs for new cycle

Figure 5.7: Real-time process of the testbed programmes, compared to the simplified load frequency control model

Remark. Beckhoff offers dedicated licences to translate MATLAB Simulink models to TwinCAT programmes (namely TE1401 and TE1400 for MATLAB and Simulink respectively). However, when acquiring the Beckhoff equipment, these were deemed superfluous.

HMI configuration: To visualise the value progression of the relevant variables (i.e. the control inputs, the measurements and their estimates and residuals), this study uses a TwinCAT visualisation (VISU) page. Here, live values and value progressions can be visualised. Also, TwinCAT TE13xx Scope View [69] is used to view and export measurements to csv-files so that they can be compared to the results of the desktop simulations. Another option would be TwinCAT TF1800 PLC HMI [70]. A licence has already been acquired for this option when ordering the Beckhoff equipment.

5.4.4. Attack PC Operating System: Oracle VM VirtualBox

To be able to run a VM on the Windows OS, the Intel Virtualisation Technology has to be enabled. This can be done in the Basic Input/Output System (BIOS) settings, which is the very first piece of software run by computers when they are powered on, establishing communication with the operating system and attached devices (hard disk, USB etc.). After this, the VirtualBox installation guide [43] can be followed. Once installed, a few non-default parameters have to be set according to Table 5.6, which are based on tutorials from Appendix D and experience of the author himself. VirtualBox can then be used to realise a second OS, which can on its turn be used to execute a data integrity attack.

The remainder of this section discusses the option of deploying Kali Linux on the VM.

Kali Linux on VM: Kali Linux is an operating system designed specifically for cyber-security applications. It contains preinstalled tools such as Ettercap, Hping3 and Wireshark. These tools can be used to implement cyber-attacks such as MITM and DDoS. To install Kali Linux, the reader is referred to the installation guide [183]. Once installed, it can be deployed on the VM as in [182].

To conduct MITM attack, the Kali Linux Ettercap [154] tool can be used. This tool is equipped with instruments for reconnaissance/eavesdropping attacks, as well as data integrity attacks. To conduct these attacks, first ARP spoofing is executed, thereby fooling the sending devices to send the communication to the MAC address of the attacker and placing the attack PC ‘in the middle’. The default setting of Ettercap is to send the communication through to its original destination in real-time, without any packet alteration but with sole sniffing. Now, any packet analyser (in this study this is Wireshark)
### 5. Design and Configuration of the Testbed

<table>
<thead>
<tr>
<th>Setting</th>
<th>Tab</th>
<th>Parameter</th>
<th>Value</th>
<th>Elucidation</th>
</tr>
</thead>
<tbody>
<tr>
<td>System</td>
<td>Motherboard</td>
<td>Base Memory</td>
<td>3500 MB</td>
<td>More than 2048 MB of basic memory, otherwise startup issues might occur.</td>
</tr>
<tr>
<td>System</td>
<td>Motherboard</td>
<td>Boot Order</td>
<td>Hard Disk, then Optical</td>
<td>Resulted in the best booting experience.</td>
</tr>
<tr>
<td>System</td>
<td>Processor</td>
<td>Processor(s)</td>
<td>3 Cores</td>
<td>Minimally 3 (but preferably 4) cores for proper functionality, otherwise startup issues might occur.</td>
</tr>
<tr>
<td>Display</td>
<td>Screen</td>
<td>Video Memory</td>
<td>128 MB</td>
<td>Resulted in the most smooth VM operation.</td>
</tr>
<tr>
<td>Network</td>
<td>Adaptor 1</td>
<td>Attacked to</td>
<td>Bridged Adaptor</td>
<td>This way, the host network adaptor enables the VM to connect to the LAN that the host system uses. This is also where the MAC address can be configured manually.</td>
</tr>
</tbody>
</table>

#### Table 5.6: Non-default VirtualBox configuration parameters

should be able to read the data which is being send between the devices. Ettercap works in a duplex fashion, implying that it affects the communication in both ways.

*Ettercap* also offers instruments for packet alteration, so called 'filters'. Through these filters, specific bits of all messages (the data fields) can be altered such that the content of the message changes before sending the message through to its original source. Attacks can be made stealthy by not only applying an *Ettercap* filter to the communication from the plant to the controller, but also from the controller to the HMI. This way, a healthy plant operation can be mimicked, while the controller is forced to operate with falsified measurements. By multiplying the appropriate bits, a scaling attack could be conducted. It is also possible to stop the flow of messages entirely. By stopping the flow and inserting a recorded data flow, a replay attack can also be conducted through *Ettercap*. Flows of data can be recorded using most packet analysers, including *Wireshark*, which stores the communication in *pcap*-files. Another option would be to use the *Kali Linux* tool *tcpreplay* [184], which allows for classification of traffic as client or server, rewrite OSI Layer 2, 3 and 4 packets, and finally replay the traffic back onto the network and through other devices, including switches.

### 5.5. Conclusion

This chapter provided a comprehensive overview of the HILDA testbed design, construction and configuration. After discussing the motivation and constraints behind the testbed, the required appliances were derived. These appliances were elucidated, after which their physical schematics were discussed. With the physical schematics in place, the configuration of the testbed was discussed so that the mathematical models from chapter 3 and chapter 4 could be deployed on the testbed. This concludes the modelling and design of the LFC model, the data integrity attack, the IDS mechanism and the HILDA testbed. Next, everything constructed so far is verified and validated.
Results

This chapter provides the experimental verification and validation results. The distinction between verification and validation is made according to the IEEE-STD-610 standard [41]: verification answers the question whether the product is built right, while validation answers the question whether the right product is built. The verification and validation steps of this study are provided in Table 6.1. The idea is that if the functionality of both the mathematical model and the HILDA testbed are promptly verified, legitimate results will follow in the validation experiments. First, this chapter discusses the verification results, followed by those of the validation.

<table>
<thead>
<tr>
<th>Section</th>
<th>Result Type</th>
<th>Description</th>
<th>AGC</th>
<th>Attack</th>
<th>IDS</th>
<th>HILDA</th>
</tr>
</thead>
<tbody>
<tr>
<td>section 6.1</td>
<td>Verification</td>
<td>Model testing in MATLAB &amp; Simulink</td>
<td>x</td>
<td>x</td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>section 6.2</td>
<td>Verification</td>
<td>HILDA testbed design and configuration testing</td>
<td></td>
<td></td>
<td></td>
<td>x</td>
</tr>
<tr>
<td>section 6.3</td>
<td>Validation</td>
<td>Validation of DMWM performance on HILDA testbed</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
</tbody>
</table>

Table 6.1: Thesis verification and validation process

6.1. Model and Design Testing in MATLAB & Simulink
Before deploying the model onto the testbed, it is verified in MATLAB & Simulink simulations. The code can be found in Appendix E. Similar to the sequence of chapter 3 and chapter 4, this section first discusses the LFC and AGC functionalities, followed by that of the data integrity attack. This section is closed off by discussing the DMWM verification.

6.1.1. Load Frequency Control and Automatic Generation Control Verification
To simulate the model, the noise and load profiles subdused on the model need to be defined. The LFC area process noise \(\eta_i\) is modelled as independent and identically distributed zero-mean Gaussian noise with covariance matrix \(\text{Cov}_{\eta_i}\), while the measurement noise \(\xi_i\) is modelled as zero-mean Gaussian noise with covariance matrix \(\text{Cov}_{\xi_i}\). The respective covariance matrices are configured as

\[
\text{Cov}_{\eta_i} = \text{diag} \left[ 2.5E^{-3} \quad \mathbf{0}_{nx-1} \right]
\]

\[
\text{Cov}_{\xi_i} = 8E^{-5} \mathbf{I}_{ny}.
\]

The variance \(2.5E^{-3}\) causes the frequency to fluctuate within the normal range of \(\pm0.03\) Hz with high probability [90, 165], while the measurement noise magnitude \(8E^{-5}\) causes the frequency measurement to fall within \(\pm5E^{-4}\) Hz, also with high probability [90, 219]. \(\text{Cov}_{\eta_i}\) has direct effect on the load changes \(\Delta P_l(t)\). These are modelled to be constants throughout the simulation times, \(\Delta P_{l1}[k] = 0.08\) and \(\Delta P_{l2}[k] = 0.12\). The load profiles together with the respective noises are visualised in Figure 6.1.
The effect of the AGC mechanism on the LFC area frequencies and tie-line power flow is depicted in Figure 6.2. At \( t < 300 \text{s} \), no AGC algorithm is active. Due to the load change, the measurements stabilise around an offset. When AGC is activated at \( t = 300 \text{s} \), this offset is resolved and the stable operating point becomes \( \lim_{k \to \infty} \Delta f_i[k], \Delta P_{tie1}[k] = 0 \).

### 6.1.2. Data Integrity Attack Verification

Now that the proper functionality of the combined LFC and AGC mechanism have been verified, the impact of the scaling and replay data integrity attacks can be analysed. This is done for six attack scenarios in total, as clarified in Table 6.2. Recall that \( y_p[k] \) are the plant outputs travelling over the network from plant to controller, while \( u_c[k] \) are the control inputs also travelling over the network but from controller to plant. Also recall the mathematical formulation of the scaling attack from Equation 3.29. For attack scenario 1 and 2, the scaling attack is appointed a scaling of \( \Gamma_y = 1.7I_3 \) and \( \Gamma_u = 1.7I_2 \) for the measurements and the control inputs, respectively. For attack scenario 3, this is \( \Gamma_y = 1.3I_3 \) and \( \Gamma_u = 1.3I_2 \). In all three scaling attack scenarios, the attack is initiated at \( t_0 = 300 \text{s} \). The impact of the attack on the \( \Delta f_i[k] \) measurements and \( \Delta P_{ci}[k] \) control inputs is visualised in Figure 6.3. The scaling attack appears to destabilise both LFC areas in scenarios 2 and 3, but not in scenario 1.

For the replay attack, recall the mathematical formulation of Equation 3.30. In scenario 4 from Table 6.2, only the measurement signals are attacked, implying that the control inputs are not maliciously altered (i.e. \( \hat{u}_c[k] = u_c[k] \)). For scenario 5, this is the other way around, i.e. the control inputs are replayed while the measurement signals are not maliciously altered (i.e. \( \hat{y}_p[k] = y_p[k] \)). Finally, for scenario 6, both the signals are replayed. For all replay attack scenarios, the recording period is set to be \( T = 50 \text{s} \), starting as \( t_r = 250 \text{s} \). At \( t_0 = 300 \text{s} \), the recorded data is replayed, replacing the original communication. The impact on the frequency measurements and the control inputs is plotted in Figure 6.4. Indeed, starting \( t_0 = 300 \text{s} \), the same pattern repeats every \( T = 50 \text{s} \). The destabilising effect appears to be less for replay attacks than for scaling attacks.

<table>
<thead>
<tr>
<th>Targeted signals</th>
<th>Figure 6.3: Scaling attack</th>
<th>Figure 6.4: Replay attack</th>
</tr>
</thead>
<tbody>
<tr>
<td>( y_p[k] )</td>
<td>Scenario 1</td>
<td>Scenario 4</td>
</tr>
<tr>
<td>( u_c[k] )</td>
<td>Scenario 2</td>
<td>Scenario 5</td>
</tr>
<tr>
<td>( y_p[k] ) and ( u_c[k] )</td>
<td>Scenario 3</td>
<td>Scenario 6</td>
</tr>
</tbody>
</table>

**Table 6.2: Six simulation attack scenarios**
6.1. Model and Design Testing in MATLAB & Simulink

Figure 6.3: System performance impact of a scaling attack with $t_0 = 300s$

Figure 6.4: System performance impact of a replay attack with $T = 50s$, $t_r = 250s$ and $t_0 = 300s$

6.1.3. Watermarking and Luenberger Observer Verification

The Luenberger observer is implemented in Simulink through a discrete-time Luenberger observer block, producing $\hat{x}_p[k]$, which on its turn is used to produce $\hat{y}_p$ and $y_r$ per LFC area. The discrete-time observer poles of $A_1$ are selected to be placed at $[0.7 \ 0.8 \ 0.9 + 0.01j \ 0.9 - 0.01j]$ by the Luenberger gains $L_1$. With this pole placement, it is verified that matrices $A_{11}$ and $A_{12}$ are both Schur.

For the residual threshold $\hat{\gamma}_r$, $\alpha$ and $\delta$ need to be designed according to Equation 4.11. They are configured to be the same for both LFC areas, so

$$\alpha_{1,n} = \alpha_{2,n}, \quad \delta_{1,n} = \delta_{2,n}. \quad (6.3)$$
By selecting $\alpha_{l,1} = 6.8$, $\alpha_{l,2} = 6.5$ and $\delta_{l,1}, \delta_{l,2} = 0.9$, the lower bound (lb) $\|C_{d,p(n)}(A_p)^k\|$, upper bound (ub) $\|C_{d,p(n)}\| \cdot \|A_p\|^k$ and $\alpha_n (\delta_n)^k$ of Figure 6.5 are obtained. Because of the relationship in Equation 6.3, also $\alpha_1 (\delta_1)^k$ is the same for both LFC areas, though their bounds are not because of a different $C_{d,p}$ matrix. Altering $\alpha$ changes the initial value of $\alpha_n (\delta_n)^k$, while altering $\delta$ changes its exponential slope. From Figure 6.5, it can be verified that indeed the relationship of Equation 4.11 holds. Only the values up to $k = 400$ are visualised, but due to an identical slope of $\alpha_n (\delta_n)^k$ and the bounds, the relationship of Equation 4.11 holds for all subsequential time steps.

![Figure 6.5](image1.png)

**Figure 6.5:** Configuration of $\alpha$ and $\delta$ to obtain the residual thresholds of the measurements

The watermarkers $W$ and $Q$ and their equalisers $G$ and $H$ are designed to have a limited set of four predetermined states, i.e. $\Theta := \{\theta_1, \theta_2, \theta_3, \theta_4\}$. A limited set of predetermined states is selected so that the results of the MATLAB & Simulink simulations can be compared to those of the testbed simulations. The set of watermarking filter parameters $w_A$ and $w_B$ are constructed a priori in MATLAB & Simulink and exported to the PLCs. They are designed to be of third order, i.e. $M = 3$. All watermark parameter combinations are constructed as

$$w_A = [-0.1 \ 0 \ 0.1] + 0.35 \ast \text{rand}^{1 \times 3}$$  \hspace{1cm} (6.4)

$$w_B = [-0.1 \ 0 \ 0 \ 0].$$  \hspace{1cm} (6.5)

where $\text{rand}^{1 \times 3} \in \mathbb{R}^{1 \times 3}$ represents a row vector of uniformly distributed random numbers in the range of $[-1, 1]$. These random numbers are kept the same for every simulation through the use of random seeds. The states are designed to switch every 20$s$, i.e. $K = \{20, 40, 60, 80, ..., \}$. To illustrate the functionality of the watermarkers, the filter output responses to a constant unit signal input are plotted in Figure 6.6. Both the individual and the combined responses of the watermarking and equalising filter are displayed for a limited time sequence. The resulting pattern due to the switching of the watermark parameters every 20$s$ is clearly visible in Figure 6.6.

![Figure 6.6](image2.png)

**Figure 6.6:** Watermarking filter output responses to a constant unit signal input
Figure 6.7 provides a zoomed-in plot of the same signals as Figure 6.6a. The emphasis is put on the output response of the filters around a parameter switch. Instead of an immediate step response, the individual outputs of $\mathcal{W}$ and $\mathcal{Q}$ show a transient response. Still, because the watermarker and the equaliser are each others inverse, no decrease in system performance can be detected, as the output $\mathcal{QW} \ast 1$ is the exact same as the unit input.

![Figure 6.7: Zoomed transient watermarking filter output responses to a constant unit signal input](image)

To analyse the IDS functionality, the same attack scenarios from Table 6.2 are considered. Now, instead of the responses of $y_p[k]$ and $u_t[k]$, the residuals $y_1[k]$ and their thresholds $y_1[k]$ are examined. For both the scaling and the replay attack, the residuals without and with DMWM are evaluated. This leads to a total of twelve simulation scenarios. These scenarios are depicted in Figure 6.8, Figure 6.9, Figure 6.10 and Figure 6.11. It should be noted that, due to the use of random seeds, each distinct scenario produces the same disturbances for all MATLAB & Simulink simulation runs.

The detection performance is summarised in Table 6.3, including the Detection Ratio (DR) metric. This metric indicates to what extend $y_1[k]$ surpasses $y_1[k]$ after an attack has occurred through

$$DR = \frac{\sum_{k=k_0}^{K^*} \Delta y_1[k] \Delta y_1[k]}{K^*_d} \in [0, 1]$$

(6.6)

where $1$ is the indicator function which is equal to $1$ if the attack is detected, and $0$ otherwise [173]. Consequently, $DR = 1$ if the attack is always detected for $k \in K_d$, while $DR = 0$ if it is never detected.

![Figure 6.8: Residuals and thresholds during a scaling attack without watermarking and $t_a = 300s$, simulated on the desktop](image)

Figure 6.8: Residuals and thresholds during a scaling attack without watermarking and $t_a = 300s$, simulated on the desktop.
A few remarkable findings are distinguished. Firstly, for all scenarios, the False Alarm Rate (FAR) is equal to zero, i.e. no alarms are produced when $k < k_0$. Secondly, there is an almost similar detection performance of the scaling attacks with and without watermarking. Also notable is that only the scenario of the replay attack without watermarking does not detect any attack, i.e. $DR = 0$. The final remarkable finding is the improvement of detection performance when including watermarking in the context of a replay attack. At the very first timestep of the attack, $k_0$, the residuals of $\Delta f_1[k]$ and $\Delta P_{tie_1}[k]$ surpass their thresholds, followed promptly by $\Delta f_2[k]$.  

Figure 6.9: Residuals and thresholds during a scaling attack with watermarking and $t_0 = 300s$, simulated on the desktop

Figure 6.10: Residuals and thresholds during a replay attack without watermarking and $T = 50s$, $t_r = 250s$ and $t_0 = 300s$, simulated on the desktop
6.2. Design and Configuration Testing of the Testbed

Next to the verification of the model in MATLAB & Simulink, the functionality of the HILDA testbed is to be verified. If some component of the testbed is either designed, constructed or configured incorrectly, the results originating from testbed simulations would be faulty, i.e. not representative to real-world scenarios. Therefore, a systematic sequence of experiments were conducted to mitigate these potential faults. The entire experimentation sequence is provided in Appendix F. This section only discusses a selection of the findings from these experiments. This selection includes the findings regarding the physical wiring, the network configuration, and the cyber-attack configuration of the HILDA testbed.

### 6.2.1. Physical Wiring of the Testbed

Verifying the correct power wiring is done by analysing the various LEDs on the appliances, as was briefly discussed in section 5.2. These are the DC OK LED on the power supply, the Power Status LED on the MAB II, the Us 24V and Up 24V LEDs on the EK1100, and the PWR LED on the IPCs.

Verifying the correct analogue communication wiring is done by sending through a relatively small and large signal, and subsequently analysing the values at the input terminals of the EL3004 and ADC inputs of the dSPACE ZIF connector. As the original signals are known, the effect of the analogue...
wiring on the signals can be derived. The considered signal magnitudes are 0 and 0.9 on a scale from −1 to 1 (a signal of 1 would be too large, since the input terminal cuts off the input signals larger than 10V). This results in the noise profiles of Figure 6.12a and Figure 6.12b, respectively. The results for the measurements Δf_i[k] and ΔP_{tie}[k] are extracted from the TwinCAT software through the Measurement Export Wizard of TwinCAT Scope View [69], while the results for the control inputs ΔP_c[i][k] are extracted from ControlDesk by using the built-in record option and saving them as mat-files.

In the box plots of Figure 6.12a and Figure 6.12b, a few observations are worth mentioning. First of all, when sending through a signal of 0, all measurements have an offset lower than zero. When sending through a signal of 0.9, a clear distinction can be identified between the measurement signals (1,2,3) and the control input signals (4,5). Whereas the control inputs seem to have a slightly bigger negative offset as a result of the voltage drop compared to the 0 signal case, the measurements have a positive offset, though the differences between the measurements themselves are approximately the same.

6.2.2. Network Configuration of the Testbed
The network configuration should be configured as in Table 5.3. This can be verified on either the management PC, one of the PLCs, or even the attack PC, as all should be on the same LAN. When executing the `arp -a` command in a command-line interface of the management PC (such as Windows PowerShell), indeed, all "Interface Address(es)" (i.e. IP addresses) and the "Physical Address(es)" (i.e. MAC addresses) match those of Table 5.3, as visualised by the interface listing below.
6.2.3. Cyber-Attack Configuration

The initial plan of this research was to use the MODBUS communication protocol, which requires ARP to determine the MAC address destination of the messages. As clarified in subsection 5.4.4, such a setup would have been hackable with the Ettercap tool from Kali Linux. However, the author was not able to implement the MODBUS protocol, or any form of protocol which required TCP for that matter. To make the LFC and AGC mechanisms operational on the HILDA testbed, the EtherCAT protocol was adopted, which does not require ARP. This is because the EtherCAT messages are encapsulated in Ethernet frames before being deployed on the TwinCAT XAR environment. In other words, the respective MAC addresses are already provided to the EtherCAT frames manually. Consequently, no ARP is required, and ARP spoofing does not work. Instead, the attacker would have to either change the configuration of the Ethernet switch so that the messages are rerouted via the attack PC, or intrude the PLC programming environment so that the attacker can change the programme configuration [74].

Configuration of PLC programmes without VM: As alternative, the data integrity attacks from section 3.3 are programmed on the PLCs directly, not via the attack PC. [74] has shown that, indeed, it is possible to execute a MITM attack on a Beckhoff system which uses the EtherCAT protocol, though they have not shared the code with which this was achieved. Nonetheless, the results from [74] show that it makes sense to simulate a MITM attack by manually programming the attack in the PLC programmes. The code to execute the attacks is provided in Appendix E.

6.3. Validation of Watermarking Performance on the Testbed

Now that proper functionality of the model, design and configuration of the LFC mechanism, the data integrity attacks, the detection mechanism and the testbed have been verified, it is possible to analyse the performance of the DMWM mechanism when applied on the HILDA testbed. Doing so, and comparing it to the case where there is no watermarking, should answer the thesis research question.

To extract the data from the HILDA testbed, again the Measurement Export Wizard of TwinCAT Scope View [69] is utilised. Apart from the disturbances due to the physical wiring and the delays as a consequence of the real-time behaviour, the testbed experiments are configured such that they can be compared with the MATLAB & Simulink experiments: they have the same simulation duration, the same watermarking parameters which switch at simultaneous instances, the same data integrity attack configuration, and the same AGC cycles which are initiated simultaneously to the start of the experiments, i.e. at t = 0s. Also, the residual thresholds from the desktop simulations are used in the testbed simulations. The only difference is the initiation of the random Gaussian noises: for the desktop simulations this was identical each simulation run due to the use of random seeds, but for the testbed simulations these are initiated at an arbitrary time instance because they run continuously on the dSPACE simulator. Nonetheless, the desktop and the testbed simulations are comparable.

The same twelve simulation scenarios conducted for the desktop simulations are conducted here for the testbed simulations. The results are plotted in Figure 6.13, Figure 6.14, Figure 6.15 and Figure 6.16. Similar to Table 6.3, the metrics from the testbed simulations are summarised in Table 6.4.

<table>
<thead>
<tr>
<th>#</th>
<th>Cyber-Attack</th>
<th>DMWM</th>
<th>Detection Step $k_d$</th>
<th>Detection Ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Scaling of $y_p[k]$</td>
<td>Non-active</td>
<td>$Δf_1[k]$, $Δf_2[k]$, $ΔP_{000}[k]$</td>
<td>0.00146</td>
</tr>
<tr>
<td>2</td>
<td>Scaling of $u_c[k]$</td>
<td>Non-active</td>
<td>$Δf_3[k]$</td>
<td>0.00054</td>
</tr>
<tr>
<td>3</td>
<td>Scaling of $y_p[k]$, $u_c[k]$</td>
<td>Non-active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.00263</td>
</tr>
<tr>
<td>4</td>
<td>Scaling of $u_c[k]$</td>
<td>Active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.002146</td>
</tr>
<tr>
<td>5</td>
<td>Scaling of $u_c[k]$</td>
<td>Active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.00338</td>
</tr>
<tr>
<td>6</td>
<td>Scaling of $y_p[k]$, $u_c[k]$</td>
<td>Active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.02290</td>
</tr>
<tr>
<td>7</td>
<td>Replay of $y_p[k]$</td>
<td>Non-active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.00829</td>
</tr>
<tr>
<td>8</td>
<td>Replay of $u_c[k]$</td>
<td>Non-active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.10379</td>
</tr>
<tr>
<td>9</td>
<td>Replay of $y_p[k]$, $u_c[k]$</td>
<td>Non-active</td>
<td>$ΔP_{000}[k]$</td>
<td>0.01233</td>
</tr>
</tbody>
</table>

Table 6.4: Detection performance for each attack scenario with or without watermarking, simulated on the testbed
Figure 6.13: Residuals and thresholds during a scaling attack without watermarking and $t_i = 300s$, simulated on the testbed

Figure 6.14: Residuals and thresholds during a scaling attack with watermarking and $t_i = 300s$, simulated on the testbed

Again, a few remarkable findings are noted. Like the case for the desktop simulations, the FAR is zero for all scenarios. This is despite the additional noise of the physical wiring. Regarding the replay attack, this again is not detected without watermarking, while it is detected directly at $k_0$ when an attack on $y_p[k]$ is involved, and after 110 time steps (i.e. 1.1s) when only $u_c[k]$ is attacked (note that for an entire attack to be detected, only one of the residuals has to have surpassed its threshold). This performance regarding $k_d$ is almost identical for the scaling attacks, both in the scenarios with and without watermarking. Compared to the desktop simulations, this detection time is a big improvement.

The major difference with the desktop simulations is the residuals of $\Delta f_i[k]$ when an attack on $u_c[k]$ is involved. In these cases, there is not a single instance where the residual of $\Delta f_i[k]$ surpasses its threshold, though the attack is still detected through the residual of $\Delta P_{tie,1}$. 
6.4. Conclusion

This chapter provided the results of this research. After verification of the LFC and AGC functionalities, the impact of the data integrity attacks was shown, both on desktop simulations using MATLAB & Simulink. Then, also on desktop simulations, twelve simulation scenarios were treated to analyse the behaviour of the IDS. Also, proper functionality of the HILDA testbed was verified by looking at the physical wiring, the network configuration and the cyber-attack configuration. Finally, validation results of the watermarking performance on the HILDA testbed were shown and briefly compared to the desktop simulation results. In the next chapter, the implications of the results are discussed.
Discussion

The added value of this chapter is to resolve the research question: *Can the inclusion of dynamic multiplicative watermarking improve detectability accuracy and speed for data integrity attacks using an observer-based detection scheme on an automatic generation controller, simulated real-time on the HILDA testbed?* Now that all results are presented, this question can be answered properly. Though some of the results were already briefly discussed in the respective chapters and sections, this chapter dives deeper into the central discussion points, possibly spanning over multiple results. If fundamental assumptions were made to get to the concerning results, these are clarified as well. Firstly, the results of the desktop simulations from section 6.1 are discussed, including the performance of the frequency control and that of the data integrity attacks, but excluding the IDS performance. Secondly, the testing results of the HILDA testbed from section 6.2 are discussed. Finally, the detection performance results of both the desktop and testbed simulations are covered, closed off by a comparison.

7.1. Performance of Frequency Control and Cyber-Attacks

A multitude of desktop simulation results were shown in section 6.1. This section argues that, based on these results, indeed proper functionality of the LFC, AGC and data integrity attacks can be verified. It does so by first analysing the frequency control mechanisms, followed by the attack impact.

7.1.1. Performance of Frequency Control

The overall performance of the frequency control regards the combined performance of the LFC and AGC mechanisms. First, it is argued that the assumptions on the simplified generator models and those on the state space model properties are legitimate. Then, the offset compensation as a result of the AGC mechanism activation is clarified.

**The generator model simplifications are legitimate**: In Assumption 3.2 is was assumed that no generator fatigue takes place. This is a reasonable assumption considering the simulations lasted maximally ten minutes, and the loads remained constant. Assumption 3.3 stated that all considered generators operate equally efficiently and effectively. This is a simplification of real-world scenarios, where no generator is exactly identical. This is why real-world applications include economic dispatch models, which can distribute electricity production based on the generator type and the market dynamics. For example, such dispatch models would give priority to generators which are more efficient/more sustainable regarding the environment. Including such environmentally friendly generators, in the likes of solar and wind energy, would have increased the relevance of this study, as these increasingly penetrate the existing power grid infrastructure. These are to a lesser extend controllable compared to the steam turbine generators of this study, because they depend on naturally uncontrollable resources. Logically, control mechanisms which can cope with this dependence are a hot research topic at the moment. However, involving these would considerably have increased the model complexity, loosing the scope of the other thesis contributions.
The state space models are controllable and observable: According to Assumption 4.1, \((A_{d,p_i},C_{d,p_i})\) had to be a detectable pair. Also, for proper system operation, it has to be stabilisable. Both the observability and controllability matrices have rank 4. Since the LFC state space model has four states, i.e. \(n = 4\), this implies that the system is observable and controllable, and therefore also detectable and stabilisable (which are the inferior mathematical duals). However, this changes when the amount of areas is increased. This resulted in an unstable system, i.e. the discrete eigenvalues fell out of the unit circle. This is because the implemented LFC state space model is designed in a minimalistic fashion: it only uses local states, i.e. \(\Delta f_i(t),\Delta P_{nei}(t),\Delta P_{pi}(t)\) and \(\Delta P_{tiei}(t)\). When involving the change in frequencies of the other areas, as is done in [12, 90] for example, the instability is solved. This would lead to Assumption 3.1 being more fundamentally grounded. However, this also would increase model complexity, and using measurements from other LFC areas creates additional signals which have to travel over a network, thereby creating another cyber-attack vulnerability.

Automatic generation control compensates offset: As was depicted in Figure 6.2, there is an offset in all measurements \(\Delta f[k]\) and \(\Delta P_{tie}[k]\) if no AGC is applied. This is because the local LFC control is not designed to be connected with other LFC areas. In other words, from the perspective of the local controller, there is an unexpected leakage or inflow. Nonetheless, without AGC, the system is still asymptotically stable with a nonzero equilibrium point. This means that, in the case of a cyber-attack on the AGC mechanism, a simple means of mitigation could be to decouple the AGC mechanism from the local LFC area control, though this will lead to a loss of optimality regarding the electricity production.

No altering load profiles because of the dSPACE simulator: The reason no altering load profiles were considered is because of the real-time implementation of the dSPACE simulator. This is designed to run continuously, which makes it difficult to align the Simulink and the testbed simulations. With constant load changes, it becomes irrelevant when an attack is implemented or when a watermark switch occurs. To involve altering load profiles, some form of trigger would have to be involved to start the experiment on the testbed such that it matches the offline simulation. This could potentially be done through the 'start triggered' function in ControlDesk.

7.1.2. Performance of Data Integrity Attacks
The LFC mechanism showed various responses to the data integrity attacks. The performance of both the scaling and the replay attack is discussed here. Also, it is argued that both utilised data integrity attacks lack sophistication, and explained what the inclusion of this sophistication could bring about.

Scaling attacks can destabilise the system: It was shown in Figure 6.3 that the scaling attack on the AGC mechanism can destabilise the entire frequency control system. The magnitudes of the attacks (i.e. \(\Gamma_y = 1.7 I_3\) and \(\Gamma_u = 1.7 I_2\) for the attacks on \(y[p]\) and \(u[c]\) individually, and \(\Gamma_{y+u} = 1.3 I\) for the attacks on \(y[p]\) and \(u[c]\) combined) were selected such that the boundary of instability was approached. Indeed, for the attack scenarios 2 and 3, a growing trend of the measurement and control input fluctuation is visible, indicating instability. The scaling attack destabilises the system because, from the perspective of the AGC mechanism, the control inputs \(\Delta P_{tie}\) lead to a 'stronger' measurement response than expected. This response is stronger because the control inputs and/or the measurement response increase in magnitude due to the scaling. As a consequence, the AGC mechanism will try to overcompensate these occurrences, leading again to stronger a response, etcetera. For attack scenario 1, however, the scaling magnitude of \(\Gamma_y = 1.7 I_3\) does not seem to destabilise the system, though it is decreasing the AGC performance by introducing a fluctuation in the \(y[p]\) and \(u[c]\) signals. The destabilising effect is more present for scenarios 2 and 3 compared to scenario 1 because, in steady state, the \(u[c]\) signals are of magnitude \(\lim_{t \to \infty} u[c][k] = 0.08\) and \(\lim_{t \to \infty} u[c][k] = 0.12\) (the same magnitudes as their respective constant load profiles), while the \(y[p]\) signals are of magnitude \(\lim_{t \to \infty} \Delta f_i[k],\Delta P_{tiei}[k] = 0\). Because of the greater magnitude of \(u[c]\), the impact of a scaling multiplication is evidently larger. This effect is clearly visible when comparing the plots from attack scenario 2, i.e. Figure 6.3b and Figure 6.3e, with those of scenario 1, i.e. Figure 6.3a and Figure 6.3d.

Minor impact of replay attack: In Figure 6.4, the impact of the replay attack was shown with \(t_o = 300s\), \(T = 50s\) and \(t_r = 250s\). Opposed to the scaling attacks, the replay attacks appear to have the biggest impact on system performance when conducted on the \(y[p]\) signals, i.e. in attack scenario 4. This can best be clarified by means of an illustration: say that the value of \(\Delta f_1[k]\) is higher than that of \(\Delta f_1[k_0]\). This means that over the replay period of \(T = 50s\), the value of \(\Delta f_1[k]\) decreases,
and it will do so every time the sequence is replayed. The AGC mechanism tries to cope with this decrease by increasing the control input, which it also does every time the sequence is replayed. This leads to the deflection of $\Delta P_c[k]$ visible in Figure 6.4d. However, this deflection is only minor. This is because the system is attacked in steady state, and the load profiles are configured to be constant. Additionally, each LFC area has its own local controller which can cope with the minor impact of the attack on the AGC mechanism. The impact of the replay attack would be larger were the load profiles to fluctuate, and were the attacker to replay data which is out of sync with the actual data. This is illustrated in Figure 7.1, where a sinusoidal curve (with zero mean and 0.1 amplitude) and linearly increasing (from $-0.04$ to $0.12$) load profile are implemented in LFC area 1 and 2, respectively, and where the same replay attack parameters are used as before. The same deflecting response is visible as in Figure 6.4d, but in this case for an attack on both $y_p[k]$ and $u_c[k]$, which barely resulted in any deflection in the case of constant load profiles, as visible in Figure 6.4f.

**Figure 7.1:** Response of $\Delta P_c[k]$ to a replay attack on $y_p[k]$ and $u_c[k]$ with $T = 50s$, $t_r = 250s$ and $t_0 = 300s$, while non-constant load profiles are inputted into the system, simulated on the desktop.

**Attacker lacks sophisticated approach:** Both the scaling and the replay attack do not require any system knowledge. Though this is convenient, it could also be that the attacker does have this system knowledge to some degree. Once more system knowledge is used by the attacker, its capabilities to remain stealthy increase. In the specific case of this study, the attacker could for example record communication data for $80s$, which is the time it takes for the sequence of four watermarking parameters to start over. The attacker would then exactly mimic the watermarking behaviour, thereby remaining undetected, similar to the case without watermarking at all.

### 7.2. Performance of Testbed Simulations

Without a properly functioning testbed, all validation results would be dispensable. This section argues that, with the HILDA setup as it was used, the validations are legitimate. This is done by discussing the physical analogue signal wiring performance and the outcome of the attack PC configuration.

#### 7.2.1. Performance of Physical Analogue Signal Wiring

It was argued in subsection 5.1.1 that the inclusion of physical wiring was one of the added values of testbed simulations compared to desktop simulations. This subsection serves as a clarification on the physical wiring impact. It does so by first analysing the signal offsets, followed by a consequence regarding the performance of the AGC algorithm.

**Signal offset due to physical analogue wiring:** To analyse the impact of the physical analogue communication wiring between the dSPACE ZIF connector and the Beckhoff I/O terminals, box plots of constant signal values as measured at their input terminals were provided in Figure 6.12. All measurements at the input terminals had an offset, both when sending through a signal of 0 and when sending through a signal of 0.9. For the case of the 0 signal, the offsets are all negative. Considering the signal range of $-1$ to 1, the smallest offset of the variable means is $-0.01\%$ for the $\Delta f_p[k]$ signal, while the largest (in absolute terms) is $-0.04\%$ for the $\Delta P_{uc}[k]$ signal. It is most likely that these negative offsets are a consequence of the voltage drop. When sending through a signal of 0.9, the offsets grow. The most interesting distinction with the 0 signal case is the sudden positive offset of the $\Delta f_p[k]$ and $\Delta P_{uc}[k]$ signals. Relative to each other, these signals remain approximately the same, but not compared to the $\Delta P_c[k]$ signals, which also have remained approximately the same relative to each other. This indicates that the new offset is most likely the result of the signal treatment in either the dSPACE simulator or the Beckhoff I/O terminals, and not a consequence of the wiring. Nonetheless, the offsets are only
7.3. Performance of Intrusion Detection System

In this final discussion section, the IDS performance is discussed. The emphasis it put on the added value of DMWM regarding the detection performance. This is firstly done for the remarkable findings which are similar for both the desktop and the HILDA testbed simulations. Secondly and finally, this section provides a discussion on the remarkable findings in which the two simulation types are different.

7.3.1. Similarities of Desktop and Testbed Simulations

There are a few aspects in which both simulation types show similar performances. The first is the stability of the watermarking filters, as the same filter parameters are used for the testbed simulations as for the desktop ones. Secondly, neither of the simulation types produced any false alarms. Finally, regarding the detection performance metrics, multiple similarities exist for scaling and replay attacks.

Stability of watermarking filters: In Assumption 4.2, it was assumed that the watermarking filters remained stable for all \( \theta[k] \in \Theta \). Indeed, for the implemented watermark parameters this was the case. However, stability issues occurred when selecting the random element of \( w_d \) to increase to \( 0.4 \times \text{rand 1x3} \) or higher. This can be clarified by the fact that the parameter \( w_d \) forms a large part of the watermarking state space matrices. In some composition of \( w_d \), it might occur that the state space matrices are configured unstably, which would make DMWM a burden instead of an asset.

Zero FAR for all simulation scenarios: One of the metrics for detection performance is the FAR. For every single simulation of section 6.1 and section 6.3, this was equal to zero. This is a consequence of the careful design of the robust threshold \( \hat{y}_r[k] \), as proven with Equation 4.12. This \( \hat{y}_r[k] \) is the same for each simulation, also for the testbed simulations. One might expect that the additional disturbance from the physical analogue communication wiring would results in false alarms, since this disturbance is not taken into account in the threshold computation. However, the results show this is not the case. It could even be attempted to lower the threshold by accordingly adjusting the \( \alpha \) and \( \delta \) parameters from Equation 4.11. Lowering the threshold would increase the DR, and possibly bring forward \( k_d \).

Running AGC algorithm without having activated the LFC areas: Interestingly enough, due to the offsets resulting from the physical analogue communication wiring, it is not possible to activate the AGC mechanism on PLC 1 without also having activated the LFC mechanism on the MAB II simulator. This is because the AGC mechanism will try to cope with this offset, as it registers the offset as a discrepancy between the LFC areas which needs to be compensated. Therefore, the mechanism will keep on increasing the control inputs, up to the point where they reach the +10V limit.

TCP retransmissions when implementing the MODBUS protocol: Plan A was to use the MODBUS communication protocol, which is widely acknowledged by literature to be hackable. However, as was clarified, an issue occurred regarding TCP. A Wireshark analysis indicated that TCP retransmissions were occurring. These happen when (a part of) a TCP segment gets lost on its way to the receiving end, resulting in a retransmission of the same Acknowledgement (ACK) number, which is used to either confirm or deny correctly receiving the message. In other words, due to some form of congestion on the network (presumably on the Ethernet switch), the MODBUS messages were not getting across. Plan B was to use the EtherCAT protocol, but as was clarified in subsection 6.2.3, this protocol is not susceptible to the original attack methodology of using the Ettercap tool in Kali Linux. Therefore, the attacks were simulated on the PLCs. Nonetheless, these simulations have been designed such that they mimic an actual attack. Because the attacks are executed real-time on the testbed, they still approach real-world scenarios more effectively than offline simulations.
Similar detection performance with and without DMWM against scaling attacks: For the scaling attack, the observer is capable of detecting the attack without the assistance of watermarking in all simulations. This is logical, as it is based on nominal performance, which is deteriorated when the communication signals are scaled. The simulations with and without DMWM show similar detection performances. This is because these attack do not influence the watermarking switching times, so \( \Sigma \) and \( \Phi \) remain aligned. They do influence the signal magnitude. However, in steady state, the magnitude of the measurement signals is close to zero (both the local frequency control and the AGC are designed to aim at measurement magnitudes of zero). Inputting a signal which is close to zero into a multiplicative watermarking filter also results in an output close to zero. As a result, the detection performance barely increases when adding DMWM in the context of a scaling attack. If the watermarking model would be extended with an additive functionality, this would be different. Intuitively, if some value is added to each signal before being sent through the multiplicative watermarking filter, and on the other side of the network is first sent through the multiplicative equaliser before removing the added value, the multiplicative watermark would be more present on the signal [90]. Another option is to include a detector on the plant side of the model, because the control inputs \( \Delta P_{c_i}[k] \) do not take on an (almost) zero value, i.e. \( \lim_{k \to \infty} u_{c_i}[k] \neq 0 \).

Detection of replay attacks involving \( y_p[k] \) due to watermarking: Without watermarking, none of the replay attacks are detected. Considering the limited system performance deterioration visualised in Figure 6.4, this is unsurprising: based on the measured values and the control inputs, the Luenberger observer expects a steady state response, which is still the case for \( k \in \mathbb{Z}^- \), so the residual remains smaller than the threshold. When adding DMWM to the system, the detection performance goes from non-detecting to immediate detection for replay attacks involving \( y_p[k] \). The detection comes about because different watermarking filter parameters (i.e. those from \( \Sigma \)) are replayed compared to the equalising parameters (i.e. those from \( \Phi \)). In other words, \( \theta_k[p][k] \neq \theta[k] \), where \( \theta_k[p][k] \) is the set of watermarking parameters of the replayed sequence at timestep \( k \), and \( \theta[k] \) is the actual set of watermarking parameters. Consequently, the inequalities \( \bar{y}_p[k] \neq y_p[k] \) and \( \bar{u}_c[k] \neq u_c[k] \) are initiated with a sharp edge when either the watermarking parameters (of the actual or the replayed data) switch, or a new sequence of data is replayed. For replay attacks involving \( y_p[k] \), this edge is most clearly noticeable. This is because the measurements flow directly into the observer. The effect of the sharp edge on the residual lasts only a few time steps. This clarifies the low DR for these replay attacks. Fortunately, a single timestep where \( y_r[k] \geq \bar{y}_r[k] \) is sufficient to detect the whole attack.

Detection of replay attacks on \( u_c[k] \) due to watermarking: Similar to the replay attacks involving \( y_p[k] \), the attacks on \( u_c[k] \) are detected as a result of DMWM inclusion. This can be clarified by the same sharp edge resulting from the switching mechanism. However, unlike the measurements, the control inputs do not directly flow into the observer. The replayed data is first inputted into the LFC areas. Therefore, it is not directly the sharp edge which causes the residuals to increase, but rather their indirect effect on the LFC area responses. Such a sharp edge causes the \( \Delta f_i[k] \) and \( \Delta u_{l_i e_i}[k] \) to adjust sharply as well, which is interpreted by the observer as abnormal system behaviour. This indirect effect is why it takes 106 and 110 time steps before the attack on \( u_c[k] \) is detected for the desktop and testbed simulations, respectively. On the other hand, the effect of the sharp edge lasts longer, resulting in a higher DR for both simulation types.

7.3.2. Differences of Desktop and Testbed Simulations

Next to the similarities, there were some discrepancies regarding the IDS performances of both simulation types. These are covered in this section. First, it is debated that the detection occurs more quickly for the testbed simulations. This is followed by a comparison of the overall DR. This section ends with a remark on the additional cyber-security risks regarding the testbed.

Quicker detection of scaling attacks for the testbed simulations: The \( k_p \) of all scaling attack scenarios is compared between the two simulation types. It is noticed that, overall, the results for the testbed simulations are better. More specifically, the first detection is performed instantly for the attack scenarios 1, 3, 4 and 6. This instant detection is only the case for scenario 4 on the desktop simulations. The instant detection is thanks to the spike at \( t_0 = 300s \) of the \( \Delta u_{l_i e_i}[k] \) residual. This spike is even stronger when DMWM is added to the system. This is because, next to the sudden scaling of the original signal, Equation 4.5 no longer holds.
Higher DR in all simulation scenarios for the desktop simulations: For every single scenario, the DR was higher for the desktop simulations compared to the testbed simulations. This most likely has to do with the real-time capabilities of the testbed. From the perspective of PLC 1, it takes multiple individual cycle times of (other) real-time programmes before a response to a specific control signal is received. This was also visualised in Figure 5.7. This delay, which goes both ways, makes it more difficult for the Luenberger observer to make correct estimations of the measurements. Nevertheless, only a single instance of detection is required, so arguably \( k_d \) is the more important metric.

Compromisable DMWM functionality on the testbed: As final note, this study predefined the watermarking parameters in the testbed, and the switching times were communicated over the network as separate signals. These aspects could compromise the added value of the watermarking, because they make it easier for attackers to identify the watermarking configuration. Therefore, the watermarking algorithm should be constructed such that the algorithm can be published, and nevertheless its functionality (the improvement of attack detectability) holds. Examples of this are provided in [51, 55]

7.4. Conclusion
The goal of this chapter was to provide a discussion on the presented results. The performance of the HILDA testbed, the LFC mechanism, the data integrity attacks and the IDS were all discussed. For each, the optional assumptions were defended. After having done so, looking back to the research question, it can be claimed that, indeed, both the detectability accuracy (given by DR) and speed (given by \( k_d \)) are improved by including DMWM when simulated on the HILDA testbed. The performance differences between the simulation types demonstrate the added value of the HILDA testbed.
Conclusions and Recommendations

The Industrial Control System (ICS) plays a crucial role in today’s society. All modern critical infrastructures use some form of ICS to empower them in fulfilling their critical function. History has shown that this has not gone unnoticed for cyber-attackers, which to a rising degree claim ICSs as their target. One of these critical infrastructures is the power grid. The frequency of this power grid is regulated by Load Frequency Control (LFC) mechanisms, in which Automatic Generation Control (AGC) is a dominant algorithm. There are multiple ways to model such a LFC mechanism which involves AGC, of which this study choose a split LFC area and combined AGC model. This model was designed in continuous time, and transformed to discrete time. Popular attacks on control systems specifically are data integrity attacks, which aim at compromising the integrity of communication data being exchanged between a plant site and a (geographically distant) controller. Through a Man-In-The-Middle (MITM) attack, an attacker can read and change this communication data, i.e. compromise the integrity. A basic data integrity attack, in the form of a scaling attack, and a slightly more advanced one, in the form of a replay attack, were considered in this study. Once these attacks are executed, they should be adequately detected so that they can be properly mitigated. This detection is done through an Intrusion Detection System (IDS). This study used an active IDS in the form of Dynamic Multiplicative Watermarking (DMWM). This was combined with a Luenberger observer, which performed the actual detection by comparing a residual with a robustly designed threshold. To verify the performance of the DMWM in the context of LFC and data integrity attacks, MATLAB & Simulink simulations were performed. However, this study also argued that such simulations were falling short due to their lack of physical wiring and real-time performance. Therefore, another major part of this study was the design, construction and configuration of the Hardware-In-the-Loop Detection of Attacks (HILDA) testbed. Based on the combined LFC, data integrity attack and DMWM model, it was determined what appliances would carry out what functionality. The testbed was adequately configured, both physically and regarding software. With the HILDA testbed in place, it was possible to conduct experiments on it and properly validate the DMWM performance. In total, this thesis had three research contributions, which are elaborated in section 8.1, after which some central recommendations are provided in section 8.2.

8.1. Conclusions

This thesis aimed at three contributions, which are summarised by the subsequent enumeration:

1. **The first research on DMWM in the context of AGC:** To the author’s knowledge, never before had a research been conducted on DMWM in the context of AGC, let alone while being subjected to scaling and replay attacks. It was shown that, also in this context, DMWM was of added value for the detection performance. For the replay attacks, the detection performance showed clear improvement with instant detection. This performance increase was thanks to the dynamic functionality of the watermarker. Due to the near-zero measurements, DMWM had a more modest added value for the scaling attacks, which could be solved by including additive watermarking, or adding an observer at the plant side of the network.
2. **Design and construct a testbed for future research**: The goal was to develop a testbed which not only would be of added value for this specific research, but also for many more researches to come. To achieve this, the design procedure was performed very cautiously. The verification results showed that the design, construction and configuration procedures were performed successfully, resulting in an operational testbed for future use.

3. **Produce the first validation results on the testbed**: With the proper model and functioning HILDA testbed in place, the final goal was to extract the first results from the HILDA testbed which would be of added value to the MATLAB & Simulink simulations. Indeed, a discrepancy in detection performance for the different simulation types was shown, which, together with some unexpected design twists, exhibit the added value of the testbed.

### 8.2. Recommendations

Next to the already reached conclusions, the author has some recommendations for future research. This research touches upon many different (sub)topics, so a lot more is possible. Only the most important recommendations are stated here, which are clustered by the following enumeration:

1. **Preparation for future users of the HILDA testbed**: As the HILDA testbed was also designed for future usage, recommendations are provided on how to best conduct this future usage. First of all, it is important to analyse and understand all testbed components and the combined setup. Also, when not fully acquainted with the programming of the dSPACE or Beckhoff equipment, the future users are advised to look at some of the tutorials which were provided in this report. This should enable them to properly use the testbed, and possibly use the attack PC.

2. **Enhance LFC model and design**: In some areas, the LFC model could be improved. Mainly the scalability is something the author would recommend researching more deeply. It would be interesting to analyse the effect of LFC model scaling on the detection performance. Also, instead of the actual measurements, the estimated measurements could be used as inputs of the AGC algorithm. The noise of the estimates is lower than that of the actual measurements, so this might lead to increased AGC performance. Finally, it would be very interesting to include Renewable Energy System (RES) technologies.

3. **Dynamic watermarking improvement**: Because of the predefined watermarking parameters and the signal communication of the parameter states, the considered implementation of DMWM is not secure enough for real-world applications. The author would advice on involving mechanisms which take away these elements which could be compromised by attackers. Also, it would be interesting to further analyse the effects of different 1) watermarking periods, 2) watermarking switching frequencies, and 3) residual threshold sizes. Finally, the watermarking mechanism could be accompanied by more advanced observers.
Bibliography


This appendix provides a list of all studies on watermarking which were considered in this study. The amount of citations is based on data from Google Scholar at the time of collection (during the period of April 2021 to May 2022). They are arranged based on their reference entry.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Year</th>
<th>Cite</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3]</td>
<td>2020</td>
<td>2</td>
<td>Set-Theoretic Control for Active Detection of Replay Attacks with Applications to Smart Grid</td>
</tr>
<tr>
<td>[49]</td>
<td>2017</td>
<td>18</td>
<td>Cost-Effective Watermark Based Detector for Replay Attacks on Cyber-Physical Systems</td>
</tr>
<tr>
<td>[52]</td>
<td>2017</td>
<td>31</td>
<td>Detection and Isolation of Replay Attacks through Sensor Watermarking</td>
</tr>
<tr>
<td>[53]</td>
<td>2017</td>
<td>17</td>
<td>Detection and Isolation of Routing Attacks through Sensor Watermarking</td>
</tr>
<tr>
<td>[51]</td>
<td>2020</td>
<td>1</td>
<td>A Switching Multiplicative Watermarking Scheme for Detection of Stealthy Cyber-Attacks</td>
</tr>
<tr>
<td>[56]</td>
<td>2018</td>
<td>11</td>
<td>Distributed Watermarking for Secure Control of Microgrids under Replay Attacks</td>
</tr>
<tr>
<td>[61]</td>
<td>2021</td>
<td>4</td>
<td>A Blended Active Detection Strategy for False Data Injection Attacks in Cyber-Physical Systems</td>
</tr>
<tr>
<td>[102]</td>
<td>2017</td>
<td>22</td>
<td>Replay attack detection in a multi agent system using stability analysis and loss effective watermarking</td>
</tr>
<tr>
<td>[105]</td>
<td>2019</td>
<td>6</td>
<td>Dynamic Watermarking-based Defense of Transportation Cyber-physical Systems</td>
</tr>
<tr>
<td>[122]</td>
<td>2021</td>
<td>0</td>
<td>Active Detection Against Replay Attack: A Survey on Watermark Design for Cyber-Physical Systems</td>
</tr>
<tr>
<td>[123]</td>
<td>2018</td>
<td>8</td>
<td>An On-line Design of Physical Watermarks</td>
</tr>
<tr>
<td>[136]</td>
<td>2014</td>
<td>424</td>
<td>Detecting Integrity Attacks on SCADA Systems</td>
</tr>
<tr>
<td>[138]</td>
<td>2009</td>
<td>692</td>
<td>Secure Control Against Replay Attacks</td>
</tr>
<tr>
<td>[139]</td>
<td>2015</td>
<td>313</td>
<td>Physical Authentication of Control Systems: Designing watermarked control inputs to detect counterfeit sensor outputs</td>
</tr>
<tr>
<td>[147]</td>
<td>2019</td>
<td>16</td>
<td>Detection and mitigation of actuator attacks on small unmanned aircraft systems</td>
</tr>
<tr>
<td>[149]</td>
<td>2021</td>
<td>0</td>
<td>Deception Attack Detection using Reduced Watermarking</td>
</tr>
<tr>
<td>[150]</td>
<td>2020</td>
<td>1</td>
<td>Sequential detection of Replay attacks</td>
</tr>
<tr>
<td>[160]</td>
<td>2020</td>
<td>6</td>
<td>Detecting Deception Attacks on Autonomous Vehicles via Linear Time-Varying Dynamic Watermarking</td>
</tr>
<tr>
<td>[162]</td>
<td>2021</td>
<td>0</td>
<td>Resilient Control of Platooning Networked Robotic Systems via Dynamic Watermarking</td>
</tr>
<tr>
<td>[167]</td>
<td>2020</td>
<td>2</td>
<td>An Active Detection Scheme for Cyber Attacks on Grid-tied PV Systems</td>
</tr>
<tr>
<td>[173]</td>
<td>2017</td>
<td>22</td>
<td>On the Use of Watermark-Based Schemes to Detect Cyber-Physical Attacks</td>
</tr>
<tr>
<td>[200]</td>
<td>2018</td>
<td>6</td>
<td>Detection of Sensor Data Injection Attacks with Multiplicative Watermarking</td>
</tr>
<tr>
<td>[208]</td>
<td>2014</td>
<td>85</td>
<td>Detecting Integrity Attacks on Control Systems using Robust Physical Watermarking</td>
</tr>
<tr>
<td>[209]</td>
<td>2017</td>
<td>16</td>
<td>A Bernoulli-Gaussian Physical Watermark for Detecting Integrity Attacks in Control Systems</td>
</tr>
<tr>
<td>[215]</td>
<td>2021</td>
<td>0</td>
<td>Physical Watermarking for Replay Attack Detection in Continuous-time Systems</td>
</tr>
</tbody>
</table>

Table A.1: Overview of considered watermarking papers

73
Ordered Testbed Parts

This appendix lists the ordered electrical, IT-related and mounting parts for the HILDA testbed. This excludes the dSPACE simulator, Beckhoff equipment, management PC and Ethernet switch, which were already in-house. The ordering was done at RS Components, a standard supplier to the TU Delft. This made it possible to relatively quickly order the items. RS Components has a large stock of useful parts for ICSs. The specific items which were ordered by the author can be found in Table B.1 and in the Microsoft Teams group of the Computer Wall at the Systems and Control lab. Table B.1 also mentions an extended setup, which is discussed in Appendix C.

<table>
<thead>
<tr>
<th>Product</th>
<th>Fabrication #</th>
<th>Single setup</th>
<th>Extended setup</th>
<th>Available in lab</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power cord single-phase black 2m</td>
<td>490-239</td>
<td>1</td>
<td>5</td>
<td>2</td>
</tr>
<tr>
<td>PE wire green/yellow 1mm² 100m</td>
<td>180-5934</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DC 24V 10A red 1mm² 100m</td>
<td>180-5938</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>DC 0V 10A black 1mm² 100m</td>
<td>180-5936</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Terminal blocks PE max. 2.5mm²</td>
<td>3044092</td>
<td>6</td>
<td>30</td>
<td>10</td>
</tr>
<tr>
<td>Terminal blocks 24V max. 2.5mm²</td>
<td>3045062</td>
<td>4</td>
<td>20</td>
<td>10</td>
</tr>
<tr>
<td>Terminal blocks 0V max. 2.5mm²</td>
<td>3045088</td>
<td>4</td>
<td>20</td>
<td>10</td>
</tr>
<tr>
<td>Jumpers 4</td>
<td>3030190</td>
<td>4</td>
<td>20</td>
<td>10</td>
</tr>
<tr>
<td>Cover terminals</td>
<td>3047028</td>
<td>5</td>
<td>25</td>
<td>5</td>
</tr>
<tr>
<td>Ferrules 1mm² 8mm red</td>
<td>458-702</td>
<td>50</td>
<td>250</td>
<td>100</td>
</tr>
<tr>
<td>Cat6 5m orange</td>
<td>N6PAC5MOR</td>
<td>0</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>Cat6 3m orange</td>
<td>N6PAC3MOR</td>
<td>0</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>Cat6 1m orange</td>
<td>N6PAC1MOR</td>
<td>2</td>
<td>2</td>
<td>3</td>
</tr>
<tr>
<td>Cat6 0.5m orange</td>
<td>N6PAC05MOR</td>
<td>2</td>
<td>10</td>
<td>3</td>
</tr>
<tr>
<td>Signal cable 8 core 0.35mm² 30m</td>
<td>1178C SL005</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Ferrules 0.34mm² 2mm 8mm</td>
<td>157-1222</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>Network cards PCs</td>
<td>ST1000SPEX2</td>
<td>1</td>
<td>5</td>
<td>1</td>
</tr>
<tr>
<td>ZIF connector kit</td>
<td>MABXII_C</td>
<td>1</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>DIN rail 0.5m 35/7.5mm</td>
<td>467-406</td>
<td>2</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>Wiring duct 1m 40x25mm (pack of 4)</td>
<td>10430022-4x1m</td>
<td>1</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>M4x16mm Bolts (bag of 100)</td>
<td>553-431</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>M4x12mm Bolts (bag of 100)</td>
<td>553-425</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>M6x12mm Bolts (bag of 100)</td>
<td>553-504</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>M6 Nut (bag of 100)</td>
<td>201-0552</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>T-slot nut 8 Zn M4 bright zinc-plated</td>
<td>0.0.373.58</td>
<td>8</td>
<td>40</td>
<td>10</td>
</tr>
</tbody>
</table>

Table B.1: Overview of ordered parts for the construction of the testbed
Extended Testbed Setup

This appendix provides context on the extended testbed setup. Eventually, the extended testbed is designed to include five setups similar to the HILDA testbed. The combination of these setups is visualised in Figure C.1. Instead of only two PLCs and a single management PC from the HILDA setup, the entire testbed includes a total of ten PLCs and five management PCs. All PLCs are connected to the simulator and the main network switch, while all management PCs are connected only to the main network switch. The dSPACE simulator and attack PC remain singular. The extended setup also contains a second network switch connecting the (simulated) attack PC to the main network switch. This second network switch can also be simulated by a VM. The combination of multiple setups could be used to for example simulate car platooning or a larger scale power grid.

![Diagram of the extended testbed setup](image)

*Figure C.1: Setup of the extended testbed [168]*
Useful Tutorials for Testbed Design, Construction and Configuration

This appendix lists multiple useful tutorials for the design, construction and configuration of an ICS testbed (or ICSs in general) in Table D.1. These were consulted because the development of the HILDA testbed was a very practical undertaking, and they are listed here because they might be of use to future users of the HILDA testbed. Table D.1 is ordered based on the chronological sequence in which the tutorials were consulted.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Distributor</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>169</td>
<td>RealPars</td>
<td>Basic concepts of electrical grounding</td>
</tr>
<tr>
<td>196</td>
<td>RSP Supply</td>
<td>Practical videos on ICS construction</td>
</tr>
<tr>
<td>83</td>
<td>Hayes</td>
<td>Third party tutorial on configuration of TwinCAT I/O modules</td>
</tr>
<tr>
<td>190</td>
<td>SquishyBrained</td>
<td>Brief tutorial on programming PLCs using TwinCAT 3</td>
</tr>
<tr>
<td>178</td>
<td>Jakob Sagatowski</td>
<td>Extended tutorial on programming PLCs using TwinCAT 3</td>
</tr>
<tr>
<td>176</td>
<td>PLC Coder</td>
<td>Third party tutorial on EAP</td>
</tr>
<tr>
<td>38</td>
<td>PLC Coder</td>
<td>Third party tutorial on ADS</td>
</tr>
<tr>
<td>182</td>
<td>Offensive Security</td>
<td>How to get Kali Linux on VirtualBox (Guest VM)</td>
</tr>
<tr>
<td>28</td>
<td>David Bombal</td>
<td>TCP/IP deep-dive using Wireshark</td>
</tr>
</tbody>
</table>

Table D.1: Overview of the tutorials consulted for the construction of the testbed
Simulation Codes

This appendix provides the codes used to generate all results presented in this study. This includes both the MATLAB & Simulink and the HILDA testbed simulations. For the MATLAB & Simulink simulations, a main MATLAB code is run, which calls on multiple functions and the main Simulink model. Secondly, there is a separate MATLAB code dedicated to the generation of all results, which runs the Simulink model multiple times with different parameter settings and calls on certain csv- and mat-files. Then, each PLC has its own main programme, written in ST, which calls on multiple function blocks. An overview of the codes is provided in Table E.1, while the codes themselves can be found in the GitHub repository of the author.

<table>
<thead>
<tr>
<th>Platform</th>
<th>Language</th>
<th>Main function of the code</th>
</tr>
</thead>
<tbody>
<tr>
<td>MATLAB</td>
<td>MATLAB</td>
<td>Main code for desktop simulation</td>
</tr>
<tr>
<td>MATLAB</td>
<td>MATLAB</td>
<td>Code for desktop simulation analysis</td>
</tr>
<tr>
<td>PLC 1</td>
<td>ST</td>
<td>Filters $\mathcal{Q}$ and $\mathcal{G}$, cyber-attack on control inputs, AGC algorithm, and IDS</td>
</tr>
<tr>
<td>PLC 2</td>
<td>ST</td>
<td>Filters $\mathcal{W}$ and $\mathcal{X}$, and cyber-attack on measurements</td>
</tr>
</tbody>
</table>

Table E.1: Central codes of this study
Testbed Verification Experiments

**Power wiring:** To check whether the power wiring has been done correctly, analyse all lights on the testbed appliances. These are the DC OK LED on the Power Supply, the Power Status LED on the MAB II, the Us 24V and Up 24V LEDs on the EK1100, and finally the PWR LED on the IPCs.

**EL3004 (input) I/O modules power connectivity:** After establishing an Ethernet connection of the EL3004 I/O modules to one of the PLCs (see [65] for the setup manual), connect a power supply (with arbitrary voltage output) to a specific input port and the accompanying GND port. Generating a voltage should result in accessory values which can be analysed in TwinCAT.

**EL4004 (output) I/O modules power connectivity:** After establishing an Ethernet connection of the EL4004 I/O modules to one of the PLCs (see [65] for the setup manual), write values on the PLC to a specific output port of the EL4004. Connecting a voltmeter to the port and its accompanying 0V port should result in accessory measured values.

**PLC programme on TwinCAT combined with EL3004 and EL4004:** Create a new (standard) PLC project. Create new I/O variables in either the Main programme or a Global Variables list (I/Q for input/output, * for unappointed variables, and INT for signed 16 bit values, e.g. AnIn11 AT \%I*: INT; and AnOut1 AT \%Q*: INT). Activate the configuration, after which they should appear under PLC Instance. Under Devices, link each I/O to the PLC project's I/O. Again active the configuration, go to run mode, then go online (green icon) and hit play. All variables can now be checked online in the PLC project. Logout of online mode. Under POU (main script), write a simple script to verify if the PLC code is operational (gvl.AnIn11 := gvl.AnOut11 / 2; e.g. the first analogue output should be half of the first analogue input). Go online and hit play if required. The result should now be visible.

**dSPACE RTI and ControlDesk 6.3 operational:** Connect a power supply to the power socket and the host-PC to the Ethernet Switch. Make sure the Ethernet connection is set up appropriately. Integrate the MAB into an existing network by giving it the IP address 172.19.3.44. Create a simple Simulink model (e.g. add 1 to an analogue input). When configuring ADC and DAC blocks in Simulink, select the appropriate type, module and channel. Connect the power supply to the appropriate pins. Build the Simulink model appropriately with the correct configuration parameters. Load it onto the dSPACE (create a new project, select the MAB II, and select the file you just created), create a time plotter in ControlDesk for the variables, then while tuning the power supply and analyse the results. The dSPACE output should change accordingly.

**Functionality MAB AO Type 1:** Physically connect AIO Type 1 channel 1-4 output pins from dSPACE with appropriate inputs from the Beckhoff EL3004 analogue input module, and connect the signal ground accordingly. Create a simple Simulink model with four constant values in the range of 0 and 1, which directly feed into 4 DAC blocks. Add an Out per channel so that later in the process the values can be analysed in ControlDesk. Make sure the build settings are configured correctly and build an sdf-file from the Simulink model so that it can be loaded into ControlDesk. In ControlDesk, start a new project and an experiment. Select the dSPACE MAB II as target and the newly created sdf-file
as model. Then drag the in- and outputs into the Layout, creating a time plotter. In ControlDesk, go online and start measuring. In TwinCAT, activate the configuration and set the system to Run-mode. When analysing the connected EL3004 ports, the appropriate values should be visible.

**No hardware disturbances on MAB:** In Simulink, replace \( \Delta P \) with a zero reference, terminate the AGC control input, and remove all potential measurement and process noise. Run and plot the resulting measurements (these are not 0, but of approximate magnitude \( -5.88E -3 \)). Build the model and run it on the dSPACE, without activating it (so that the input is a zero reference as well). This should result in the same measurement values as in Simulink, otherwise there are unwanted hardware disturbances.

**MAB AIO and Beckhoff I/O connection:** Repeat physically connecting the AIO Type 1 channel output pins from dSPACE with appropriate inputs from the Beckhoff EL3004 analogue input module. Additionally connect the AIO Type 1 dSPACE input pins to the appropriate EL4004 outputs. Repeat creating a new Simulink model for the dSPACE, but now with 8 DAC outputs and 4 ADC inputs. When again building with the appropriate configuration settings, the same result as from the previous test should be visible for the other dSPACE outputs. The inputs can be tested by writing a value to the analogue outputs of the EL4004 and analysing the response at the dSPACE input end.

**LFC areas on dSPACE and AGC on PLC 2:** Create a new TC project and scan for I/O modules. Create a new PLC project. In the Main programme, configure the AGC code. This can be partially developed using the PLC Coder function in Simulink. However, this does not yet result in an operational code, so it should be rewritten accordingly. Also, an additional counter functionality has to be developed to run the AGC algorithm only once every two seconds, which can be done through the use of a CASE function. Link the input and output variables (which can be developed both locally in the Main programme or as a global variable) to the appropriate I/O module ports. Activate the configuration. Select the appropriate dSPACE project (i.e. the two-area model without AGC, first without any measurement or process noise). Go online and start the measuring. If all is well, this should result in a stable system with slight offset. Logging in on TwinCAT and starting the AGC algorithm should decrease this offset to near zero.

**Detection on PLC 2:** For this, the Luenberger observer has to be translated to ST. This cannot be done directly using a Simulink Luenberger block (since this is not included in the PLC Coder library), so the internal structure of the block should be exposed and copied to a new Simulink file. There, \( \hat{y} \) can be added as output (not an option for the Simulink block), after which a subsystem can be created. Involve the appropriate in- and outputs to and from the block, make it an autonomic unit, set the configuration settings correctly, and build a PLC code. The resulting ST file can relatively easily be copied into TwinCAT. A few adjustments: the initialisation CASE is not necessary, all variables are dedicated to a specific area, and the measurements and control inputs have to be converted to an array entry to be able to go through the for-loop. The residual can be generated by subtracting the estimated measurement values from the values coming out of watermark remover \( \tilde{Q} \). The absolute value is generated through a simple IF-statement (if lower than zero, multiply with \(-1\)).

**VISU HMI:** For visualisation purposes, an array can be manually constructed which updates its final value each time-step. This array should not update too frequently, as the available plot can only be 500 steps wide (which would mean only 5 seconds for a time step of 0.01s). Hence, a new task has to be created (of 100ms is this case), which has to be added to the PLC project, after which the programme in which the array is created should be linked to it. Create new visualisation in the PLC project. The constructed array can be visualised in a histogram. Insert such a histogram from the Toolbox, select the desired data array, select the Curve display type, and adjust aesthetically through its position and scale. As additional information point, the actual real-time variable can be displayed in a text box.

**EAP connection between the PLCs:** For connection verification, a simple counter algorithm is copied from [176]. If the connection is correctly established, the subscribed IPC should be able to read the same counter value as the publisher, after activating and logging in on the publisher side.

**AGC on PLC 1:** Start new TC project, and select the PLC 2 as target system. Link the I/O module after scanning for new devices. Rewrite these input variables to variables which can be published as output variables. Also rewrite the variables which will be sent back from PLC 1 as output variables. Add an EAP device (which will become Device 1), and select the Ethernet 4 as adaptor. Follow the same steps for a publisher device as the previous test, but then with the rewritten measurements originating from the I/O module. On PLC 1, also properly rewrite the variables. Then, follow the same steps as
the previous test to create and appropriately link a subscriber device. Now, back on the PLC 2, add a subscriber device for the returning control inputs, and link the appropriate variables. Set up the HMI as described before. It should now be functional.

**Involve watermarking:** A sequence of four watermarking state space stages is developed in MATLAB, which are tested for their stability. Similar to implementing the observer, now a regular state space system should be implemented in TC. To do so, copy the state space structure of a Simulink block, put it in a new model, and insert the correct matrices (the first stage of $\psi$ is used as sample). Copy the relevant pieces of the thereafter created PLC code into a TC function. The tricky part is to get all the state space matrices right (four sequences of 16 matrices in total, of which multiple ones are duplicates). Write a CASE-function for the switching of the matrices according to the current watermark stage, and add this state as EAP publisher variable. As the watermarking filters have singular inputs and outputs, first try it for a single measurement ($\Delta f_i[k]$ in this case). Involving a function results in the necessity of working with arrays instead of individual values (as ST functions can only have a single output). Hence, rewrite the required variables on both PLCs. To test the functionality, one could overwrite the watermark variables with the unwatermarked variables, to test if the rewriting of variables to arrays was successfully done. Repeat the process for watermarking the input variables. Here, it is important to involve a second counter for the watermarker and remover of the control inputs. This should result in the exact same response as without watermarking.

**Involve process and measurement noise:** Instead of a model without noise, build a LFC model including the noise, and load it onto the dSPACE. Run the model as before. The whole HILDA testbed, without attack PC, should now be operational.
List of Acronyms

AC  Alternating Current
ACK  Acknowledgement
ADC  Analogue-to-Digital Converter
ADS  Automatic Device Specification
AGC  Automatic Generation Control
ARP  Address Resolution Protocol
AI  Analogue Input
AO  Analogue Output
AWG  American Wire Gauge
BIOS  Basic Input/Output System
CPU  Central Processing Unit
CMRI  Complex Malicious Response Injection
DAC  Digital-to-Analogue Converter
DC  Direct Current
DCS  Distributed Control System
DCSC  Delft Centre for Systems and Control
DMWM  Dynamic Multiplicative Watermarking
DNP3  Distributed Network Protocol
DP  DisplayPort
DR  Detection Ratio
EAP  EtherCAT Automation Protocol
ECC  Energy Control Centre
EMS  Energy Management System
ETG  EtherCAT Technology Group
FAR  False Alarm Rate
FEP  Front End Processor
FDI  False Data Injection
HIL  Hardware-In-The-Loop
HILDA  Hardware-In-the-Loop Detection of Attacks
HMI  Human-Machine Interface
ICS  Industrial Control System
IDS  Intrusion Detection System
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Full Form</th>
</tr>
</thead>
<tbody>
<tr>
<td>IED</td>
<td>Intelligent Electronic Device</td>
</tr>
<tr>
<td>I/O</td>
<td>Input/Output</td>
</tr>
<tr>
<td>IP</td>
<td>Internet Protocol</td>
</tr>
<tr>
<td>IPC</td>
<td>Industrial PC</td>
</tr>
<tr>
<td>IIR</td>
<td>Infinite Impulse Response</td>
</tr>
<tr>
<td>IT</td>
<td>Information Technology</td>
</tr>
<tr>
<td>LAN</td>
<td>Local Area Network</td>
</tr>
<tr>
<td>LED</td>
<td>Light-Emitting Diode</td>
</tr>
<tr>
<td>LFC</td>
<td>Load Frequency Control</td>
</tr>
<tr>
<td>MAB</td>
<td>MicroAutoBox</td>
</tr>
<tr>
<td>MAC</td>
<td>Media Access Control</td>
</tr>
<tr>
<td>MITM</td>
<td>Man-In-The-Middle</td>
</tr>
<tr>
<td>NMRI</td>
<td>Naive Malicious Response Injection</td>
</tr>
<tr>
<td>OPF</td>
<td>Optimal Power Flow</td>
</tr>
<tr>
<td>OS</td>
<td>Operating System</td>
</tr>
<tr>
<td>OSI</td>
<td>Open Systems Interconnection</td>
</tr>
<tr>
<td>PCS</td>
<td>Process Control System</td>
</tr>
<tr>
<td>PLC</td>
<td>Programmable Logic Controller</td>
</tr>
<tr>
<td>PROFIBUS</td>
<td>Process Field Bus</td>
</tr>
<tr>
<td>PROFINET</td>
<td>Process Field Net</td>
</tr>
<tr>
<td>RDC</td>
<td>Remote Desktop Connection</td>
</tr>
<tr>
<td>RES</td>
<td>Renewable Energy System</td>
</tr>
<tr>
<td>RTI</td>
<td>Real-Time Interface</td>
</tr>
<tr>
<td>RTU</td>
<td>Remote Terminal Unit</td>
</tr>
<tr>
<td>SCADA</td>
<td>Supervisory Control And Data Acquisition</td>
</tr>
<tr>
<td>ST</td>
<td>Structured Text</td>
</tr>
<tr>
<td>TCP</td>
<td>Transmission Control Protocol</td>
</tr>
<tr>
<td>USB</td>
<td>Universal Serial Bus</td>
</tr>
<tr>
<td>VM</td>
<td>Virtual Machine</td>
</tr>
<tr>
<td>WAN</td>
<td>Wide Area Network</td>
</tr>
<tr>
<td>XAE</td>
<td>eXtended Automation Engineering</td>
</tr>
<tr>
<td>XAR</td>
<td>eXtended Automation Runtime</td>
</tr>
<tr>
<td>ZIF</td>
<td>Zero-Insertion Force</td>
</tr>
</tbody>
</table>