- document
-
Chen, Y. (author), Gong, J. (author), Staszewski, R.B. (author), Babaie, M. (author)In this article, we present a 4.5-5.1-GHz fractional-N digitally intensive phase-locked loop (DPLL) capable of maintaining its performance in face of a large supply ripple, thus enabling a direct connection to a switched-mode dc-dc converter. Supply pushing of its inductor-capacitor (LC) oscillator is suppressed by properly replicating the...journal article 2022
- document
-
Urso, A. (author), Chen, Y. (author), Staszewski, R.B. (author), Dijkhuis, Johan F. (author), Stanzione, Stefano (author), Liu, Y. (author), Serdijn, W.A. (author), Babaie, M. (author)In this paper, we propose a new scheme to directly power a 4.9-5.6GHz LC oscillator from a recursive switched-capacitor DC-DC converter. A finite-state machine is integrated to automatically adjust the conversion ratio and switching frequency of the converter such that its DC output voltage is within ±5% of the desired 1V across input voltage...journal article 2020
- document
-
Chen, Peng (author), Zhang, Feifei (author), Zong, Z. (author), Hu, Suoping (author), Siriburanon, Teerachot (author), Staszewski, R.B. (author)This article proposes a power-efficient highly linear capacitor-array-based digital-to-time converter (DTC) using a charge redistribution constant-slope approach. A fringe-capacitor-based digital-to-analog converter (C-DAC) array is used to regulate the starting supply voltage of the constant discharging slope fed to a fixed-threshold...journal article 2019
- document
-
A Supply Pushing Reduction Technique for LC Oscillators Based on Ripple Replication and CancellationChen, Y. (author), Liu, Yao-Hong (author), Zong, Z. (author), Dijkhuis, Johan (author), Dolmans, Guido (author), Staszewski, R.B. (author), Babaie, M. (author)In this paper, we propose a method to suppress supply pushing of an LC oscillator such that it may directly operate from a switched-mode dc-dc converter generating fairly large ripples. A ripple replication block (RRB) generates an amplified ripple replica at the gate terminal of the tail current source to stabilize the oscillator's tail...journal article 2019
- document
-
Zong, Z. (author), Chen, Peng (author), Staszewski, R.B. (author)In this paper, we propose a 60-GHz fractional-N digital frequency synthesizer aimed at reducing its phase noise (PN) at both the flicker (1/f <sup>3</sup> ) and thermal (1/f <sup>2</sup> ) regions while minimizing its power consumption. The digitally controlled oscillator (DCO) fundamentally resonates at 20 GHz and co-generates a strong...journal article 2019
- document
-
Chen, Peng (author), Huang, Xiongchuan (author), Chen, Y. (author), Wu, Lianbo (author), Staszewski, R.B. (author)To characterize an on-chip programmable delay in a low-cost and high-resolution manner, a built-in self-test based on a first-order &#x0394;&#x03A3; time-to-digital converter with self-calibration is proposed and implemented in TSMC 28-nm CMOS. The system is self-contained, and only one digital clock is needed for the measurements. A...journal article 2018
- document
-
Kuo, Feng-Wei (author), Babaie, M. (author), Chen, Huan-Neng (Ron) (author), Cho, Lan-Chou (author), Jou, Chewn-Pu (author), Chen, Mark (author), Staszewski, R.B. (author)We propose a time-predictive architecture of an all-digital PLL (ADPLL) for cellular radios, which is optimized for advanced CMOS. It is based on a 1/8-length time-to-digital converter (TDC) of stabilized 7-ps resolution, as well as wide tuning range, and fine-resolution class-F digitally controlled oscillator (DCO) with only switchable metal...journal article 2018
- document
-
Kuo, Feng-Wei (author), Binsfeld Ferreira, S. (author), Chen, Huan-Neng Ron (author), Cho, Lan-Chou (author), Jou, Chewn-Pu (author), Hsueh, Fu-Lung (author), Madadi, I. (author), Tohidian, M. (author), Shahmohammadi, M. (author), Babaie, M. (author), Staszewski, R.B. (author)We present an ultra-low-power Bluetooth low-energy (BLE) transceiver (TRX) for the Internet of Things (IoT) optimized for digital 28-nm CMOS. A transmitter (TX) employs an all-digital phase-locked loop (ADPLL) with a switched current-source digitally controlled oscillator (DCO) featuring low frequency pushing, and class-E/F<sub>2</sub>...journal article 2017
- document
-
Babaie, M. (author), Kuo, F (author), Chen, H (author), Cho, L (author), Jou, C. P. (author), Hsueh, F. L. (author), Shahmohammadi, M. (author), Staszewski, R.B. (author)We propose a new transmitter architecture for ultra-low power radios in which the most energy-hungry RF circuits operate at a supply just above a threshold voltage of CMOS transistors. An all-digital PLL employs a digitally controlled oscillator with switching current sources to reduce supply voltage and power without sacrificing its startup...journal article 2016