Design of a Distributed Clock Generator for Multiple Power Domain System-on-Chip Integrated Circuits

Modern system-on-chip IC designs show great requirement on minimizing power consumptions. One of the low power techniques is using dynamic voltage frequency scaling for each power domain. Yet the clock generator unit is the bottleneck to apply this technique. In this thesis, we focus on the local clock generator unit solution and design three...