Searched for: department%3A%22Computer%255C%252BEngineering%22
(1 - 4 of 4)
document
Zahedi, M.Z. (author), Abu Lebdeh, M.F.M. (author), Bengel, Christopher (author), Wouters, Dirk (author), Menzel, Stephan (author), Le Gallo, Manuel (author), Sebastian, Abu (author), Wong, J.S.S.M. (author), Hamdioui, S. (author)
In recent years, we are witnessing a trend toward in-memory computing for future generations of computers that differs from traditional von-Neumann architecture in which there is a clear distinction between computing and memory units. Considering that data movements between the central processing unit (CPU) and memory consume several orders...
journal article 2022
document
Nane, R. (author)
Reconfigurable Architectures (RA) have been gaining popularity rapidly in the last decade for two reasons. First, processor clock frequencies reached threshold values past which power dissipation becomes a very difficult problem to solve. As a consequence, alternatives were sought to keep improving the system performance. Second, because Field...
doctoral thesis 2014
document
Kukner, S.H. (author)
A Memory BIST architecture and implementation based on the novel concept of Generic and Orthogonal March Element
master thesis 2010
document
Van Rijk, E. (author)
With the rise of multi-core chips in commodity hardware, the need for specialized workloads to evaluate the performance of multi-core systems has become apparent. The current generation of workloads used for evaluating multi-core systems often consist of sequential programs not capable of running on multiple processors and are therefore of...
master thesis 2009
Searched for: department%3A%22Computer%255C%252BEngineering%22
(1 - 4 of 4)