Searched for: subject%3A%22FLL%22
(1 - 9 of 9)
document
Choi, Woojun (author), Angevare, J. (author), Park, Injun (author), Makinwa, K.A.A. (author), Chae, Youngcheol (author)
This article presents an energy-efficient dual- RC frequency reference intended for wireless sensor nodes. It consists of a digital frequency-locked loop (FLL) in which the frequency of a digitally controlled oscillator (DCO) is locked to a temperature-independent phase shift derived from two different RC poly-phase filters (PPFs). Phase...
journal article 2022
document
Gürleyük, C. (author), Pan, S. (author), Makinwa, K.A.A. (author)
This article presents a 16-MHz RC frequency reference implemented in a standard 180-nm CMOS process. It consists of a frequency-locked loop (FLL) in which the output frequency of a digitally controlled oscillator (DCO) is locked to the frequency-phase characteristic of a Wien bridge RC filter. Since it is made from on-chip resistors and...
journal article 2022
document
Preda, Valeria (author)
Smart temperature sensors can be used for the temperature compensation of micro-electromechanical (MEMS) frequency references. From the different types of CMOS temperature sensors, resistor-based sensors are currently the most energy-efficient. However, compared with bipolar transistor (BJT)-based temperature sensors, resistors suffer from...
master thesis 2019
document
Lee, Yongtae (author), Choi, Woojun (author), Kim, Taewoong (author), Song, Seungwoo (author), Makinwa, K.A.A. (author), Chae, Youngcheol (author)
This letter describes a compact resistor-based temperature sensor intended for the thermal monitoring of microprocessors and DRAMs. It consists of an RC poly phase filter (PPF) that is read out by a frequency-locked loop (FLL) based on a dual zero-crossing (ZC) detection scheme. The sensor,fabricated in 65-nm CMOS,occupies 5800 μm<sup>2</sup>...
conference paper 2019
document
Lee, Yongtae (author), Choi, Woojun (author), Kim, Taewoong (author), Song, Seungwoo (author), Makinwa, K.A.A. (author), Chae, Youngcheol (author)
This letter describes a compact resistor-based temperature sensor intended for the thermal monitoring of microprocessors and DRAMs. It consists of an RC poly phase filter (PPF) that is read out by a frequency-locked loop (FLL) based on a dual zero-crossing (ZC) detection scheme. The sensor, fabricated in 65-nm CMOS, occupies 5800 μ m2 and...
journal article 2019
document
Gürleyük, C. (author), Pedala', L. (author), Pan, S. (author), Makinwa, K.A.A. (author), Sebastiano, F. (author)
This paper presents a 7-MHz CMOS RC frequency reference. It consists of a frequency-locked loop in which the output frequency of a digitally controlled oscillator (DCO) is locked to the combined phase shifts of two independent RC (Wien bridge) filters, each employing resistors with complementary temperature coefficients. The filters are driven...
journal article 2018
document
Choi, Woojun (author), Lee, Yongtae (author), Kim, Seonhong (author), Lee, Sanghoon (author), Jang, Jieun (author), Chun, Junhyun (author), Makinwa, K.A.A. (author), Chae, Youngcheol (author)
This paper presents a compact resistor-based CMOS temperature sensor intended for dense thermal monitoring. It is based on an RC poly-phase filter (PPF), whose temperature-dependent phase shift is read out by a frequency-locked loop (FLL). The PPF's phase shift is determined by a zero-crossing (ZC) detector, allowing the rest of the FLL to be...
journal article 2018
document
Zhou, Zhihao (author)
This thesis presents an ultra-low power wakeup timer locked to an RC time constant that can meet the stringent power requirements of the nodes for Internet-of-Things (IoT) applications. The wakeup timer, fabricated in a 40-nm CMOS process, employs a bang-bang digital-intensive frequency-locked loop (DFLL). A self-biased ΣΔ digitally controlled...
master thesis 2017
document
Kaya, O. (author)
In this thesis, the development and implementation of a new precision RC-locked oscillator topology suitable for wireless sensor networks (WSNs) is described. The objective of this thesis was to investigate the performance of the proposed topology and to compare this with the state-of-the-art in terms of accuracy and power consumption. The new...
master thesis 2010
Searched for: subject%3A%22FLL%22
(1 - 9 of 9)