A 12-bit 500MS/s Pipeline Split-ADC

"Split-ADC" calibration is a recently proposed digital background calibration architecture. It requires a much lower number of cycles to calibrate the ADC errors due to its deterministic nature, without placing any additional analog complexity. While new error estimation techniques are being explored using this architecture through simulations,...