Power-aware architecting for data-dominated applications

Chip designers face increasingly complex designs and multiple competing design objectives and constraints. Early in the design cycle, a designer has to make choices relying on insufficient or inaccurate information. For instance, the designer has to decide which parts to implement in software and which in hardware. The complexity of the designs...