Searched for: subject%3A%22interconnect%255C%2Btopology%22
(1 - 1 of 1)
Jagtap, R.S. (author)
Planar scaling of semiconductor ICs for achieving higher integration seems to be on the brink of saturation. As an alternative solution, three-dimensional (3D) integration follows a more than Moore strategy in which circuit layers are stacked vertically. Although, 3D integration technology has moved from Lab to Fab, a complete supply chain is...
master thesis 2011