Searched for: subject%3A%22memory%255C+management%22
(1 - 9 of 9)
document
Lin, Hanzhang (author)
High Performance Computing (HPC) facilities play a crucial role in acceler- ating Electronic Design Automation (EDA) procedures at NXP Semiconduct- ors. The increasing number of job requests and workloads has led to a surge in memory demand, which is a costly resource. To address this, we leverage memory swap space on disk as a more affordable...
master thesis 2023
document
Ottati, F. (author), Gao, Chang (author), Chen, Qinyu (author), Brignone, Giovanni (author), Casu, Mario R. (author), Eshraghian, Jason K. (author), Lavagno, Luciano (author)
As deep learning models scale, they become increasingly competitive from domains spanning from computer vision to natural language processing; however, this happens at the expense of efficiency since they require increasingly more memory and computing power. The power efficiency of the biological brain outperforms any large-scale deep...
journal article 2023
document
Weng, Weikang (author)
Currently, the solution for dynamic memory reallocation is often left to a simple malloc-copy-free sequence. However, with the growing size of the memory object, this copying operation will have considerable CPU and memory costs before the content finishes its copy.<br/><br/>This report aims to achieve a nearly zero-copy reallocation scheme for...
master thesis 2021
document
Crielaard, Bram (author)
This thesis introduces the FrameVM virtual machine and the Framed language. This language gives developers a target to compile to which concisely follows the scopes-as-frames model. This model allows language developers to derive the memory model based on the scope graphs. The core building blocks of Framed are frames, which contain all data...
master thesis 2021
document
Wijtemans, Lars (author)
vailability of FPGAs is increasing due to cloud service offerings. In the wake of a new in-memory storage format specification, Apache Arrow, FPGAs are increasingly interesting for data processing acceleration in the big data domain. The Fletcher framework can be used to easily develop FPGA accelerated applications that access data stored in...
master thesis 2019
document
Edixhoven, Tom (author), van Geffen, Hunter (author), Kruit, Bas (author), Smit, Mels (author)
For a steel company it is advantageous to be able to easily track steel through the production process. At Tata Steel this is currently done with the Material Tracking Table. However, generating this table takes months. Therefore a new system had to be developed. This paper describes the building of such a new system, which generates this...
bachelor thesis 2019
document
van den Berg, Rob (author)
A definitional interpreter is an interpreter which uses the semantics of its own host language to define those of its object language. Traditionally, a seperate type safety proof is used for such an interpreter. Using a "typesafe-by-construction" approach, where the typesafety is proven by expressing the type system of the object language in the...
bachelor thesis 2018
document
Swart, T.G. (author), Weber, J.H. (author)
We present a systematic variable-to-fixed (VF) length scheme encoding binary information sequences into binary balanced sequences. The redundancy of the proposed scheme is larger than the redundancy of the best fixed-to-fixed (FF) length schemes in case of long codes, but it is smaller in case of short codes. The biggest advantage comes from...
journal article 2018
document
Johansen, J. (author)
The ?-VEX is a run-time reconfigurable Very Long Instruction Word (VLIW) processor. This unique processor allows separation of its issue lanes to form independently operating processing cores. Switching between these configuration during run-time allows optimizing the platform for the task(s) it is performing. Porting an Operating System (OS) to...
master thesis 2016
Searched for: subject%3A%22memory%255C+management%22
(1 - 9 of 9)