The trade-offs of RISC-V's lack of the Scaled Index Addressing mode

This paper presents a preliminary study of the set of trade-offs of UC-Berkley’s RISC-V instruction set architecture experiences, due to its lack of the Scaled Index addressing mode. The strong majority of the popular Instruction Sets such as x86, ARM, MIPS and PowerPC include relatively complex ways to calculate memory addresses (addressing...