Searched for: subject%3A%22Hardware%255C+Transactional%255C+Memory%22
(1 - 2 of 2)
- document
-
Michos, A. (author)Transactional memory is a lock-free parallel programming model, which aims at replacing conventional lock-based threaded programming techniques, currently used by multi-core systems. These techniques are difficult to implement and impose unnecessary overheads caused by conservative programming practices. In this thesis, the scalability potential...master thesis 2012
- document
-
Kumar, S.S. (author)With the performance of single-core processors approaching its limits, an increased amount of research effort is focused on chip multiprocessors (CMP). However, existing lock-based synchronization methods that are critical to performing parallel computation possess limited scalability and are inherently complex to use while programming. This...master thesis 2010