Searched for: subject%3A%22reconfigurable%255C+computing%22
(1 - 1 of 1)
document
Fazlali, M. (author), Zakerolhosseini, A. (author), Gaydadjiev, G. (author)
High latencies in FPGA reconfiguration are known as a major overhead in run-time reconfigurable systems. This overhead can be reduced by merging multiple data flow graphs representing different kernels of the original program into a single (merged) datapath that will be configured less often compared to the separate datapaths scenario. However,...
journal article 2010