Searched for: faculty%3A%22Electrical%255C+Engineering%252C%255C+Mathematics%255C+and%255C+Computer%255C+Science%22
(1 - 2 of 2)
- document
-
Wu, L. (author)In recent years, wireless personal area network (WPAN) applications have triggered the needs for low-cost and low-power PLLs which also provide good performance. All-digital phased-locked loops (ADPLLs) are preferred over their analog counterparts in nanoscale CMOS technology due to their flexibility, configurability, small area and easy...master thesis 2014
- document
-
Chillara, V.K. (author)RF PLLs for frequency synthesis and modulation consume a significant share of the total transceiver power, making sub-mW PLLs key to realize ulp WPAN radios. Compared to analog PLLs, all-digital phase-locked loops (ADPLLs) are preferred in nanoscale CMOS, as they offer benefits of smaller area, programmability, capability of extensive self...master thesis 2013