Hybrid Interconnect Design for Heterogeneous Hardware Accelerators