-
document
-
Chen, P. (author)
The technology scaling favors the Digital PLLs, which is reconfigurable. In the traditional fractional-N ADPLL, whether counter-based or divider based, DCO and TDC are the main two power consuming blocks. Modifying the phase detection part based on phase prediction makes the architecture more energy-efficient. The new architecture leads to the...
master thesis 2014
Source URL (retrieved on 2024-06-02 23:40): https://repository.tudelft.nl/islandora/search/%20?collection=education&%3Bamp%3Bdisplay=tud_grid&%3Bamp%3Bf%5B0%5D=mods_subject_topic_ss%3A%22Augmented%5C%20Reality%22&%3Bamp%3Bf%5B1%5D=mods_name_personal_author_namePart_family_ss%3A%22Eelkman%5C%20Rooda%22&%3Bf%5B0%5D=mods_name_personal_author_namePart_family_ss%3A%22Meijer%22&f%5B0%5D=mods_name_personal_author_namePart_family_ss%3A%22Chen%22&f%5B1%5D=mods_subject_topic_ss%3A%22DTC%22