On the implementation of traps for a softcore VLIW processor

More Info
expand_more