A Modified SOGI-PLL with Adjustable Refiltering for Improved Stability and Reduced Response Time

Journal article (2022)

Authors

Gilberto A. Herrejón-Pintor Instituto Tecnológico de Estudios Superiores de Zamora, Instituto Tecnologico de Morelia
Enrique Melgoza Instituto Tecnologico de Morelia
Jose de Jesus Chavez Instituto Tecnologico de Morelia, Intelligent Electrical Power Grids - EEMCS
Research Group
Intelligent Electrical Power Grids (EEMCS) (TU Delft)
Copyright: © 2022 Gilberto A. Herrejón-Pintor, Enrique Melgoza-Vázquez, Jose de Jesus Chavez
DOI: https://doi.org/10.3390/en15124253
Synchronization Renewable energy resources Phase-locked loop Processor-in-the-loop
More Info
expand_more

Published Date

2022

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Faculty

Electrical Engineering, Mathematics and Computer Science

Department

Electrical Sustainable Energy

Research Group

Intelligent Electrical Power Grids

Abstract

The controls of most power electronic inverters connected to an electrical power system (EPS) rely on the precise determination of the voltage magnitude, frequency, and phase angle at the point of common coupling. One of the most widely used approaches for measuring these quantities is the phase-locked loop (PLL); however, the precision of this measurement is affected during transients in the EPS and is a function of the type of event and the architecture of the PLL. PLLs based on the second-order generalized integrator (SOGI) are widely used in power converter synchronization, offering an adaptive or fixed-parameter prefilter with low-pass and band-pass characteristics. This article proposes a variant of the SOGI-PLL that offers improved stability and a faster response time. This is accomplished by decoupling the effect of the SOGI’s gains and adding feedback. The modification is carried out in the state space model of the SOGI. Manipulating the attenuation moves the poles of the SOGI to improve the stability. The performance of the proposed PLL is verified and validated under the processor-in-the-loop (PIL) approach.