A 3.5–6.8 GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH ΔΣ TDC for low in-band phase noise
Y Wu (TU Delft - Electronics)
Mina Shahmohammadi (TU Delft - Electronic Components, Technology and Materials)
Yue Chen (TU Delft - Electronics)
Ping Lu (Lund University)
Robert Bogdan Staszewski (University College Dublin, TU Delft - Electronics)
More Info
expand_more
Abstract
We present a digital-to-time converter (DTC)-assisted fractional-N wide-bandwidth all-digital PLL (ADPLL). It employs a MASH ΔΣ time-to-digital converter (TDC) to achieve low in-band phase noise, and a wide-tuning range digitally-controlled oscillator (DCO). Fabricated in 40nm CMOS, the ADPLL consumes 10.7 mW while outputting 1.73 to 3.38 GHz (after a ÷2 division) and achieves better than -109 dBc/Hz in-band phase noise and 420fsrms integrated jitter.
No files available
Metadata only record. There are no files for this record.