A 3.5–6.8 GHz wide-bandwidth DTC-assisted fractional-N all-digital PLL with a MASH ΔΣ TDC for low in-band phase noise

More Info
expand_more
Publication Year
2016
Language
English
Research Group
Electronics
Pages (from-to)
209-212
ISBN (print)
978-1-5090-2973-0
ISBN (electronic)
978-1-5090-2972-3
Event
ESSDERC-ESSCIRC 2016 (2016-09-12 - 2016-09-15), Lausanne, Switzerland
Downloads counter
202

Abstract

We present a digital-to-time converter (DTC)-assisted fractional-N wide-bandwidth all-digital PLL (ADPLL). It employs a MASH ΔΣ time-to-digital converter (TDC) to achieve low in-band phase noise, and a wide-tuning range digitally-controlled oscillator (DCO). Fabricated in 40nm CMOS, the ADPLL consumes 10.7 mW while outputting 1.73 to 3.38 GHz (after a ÷2 division) and achieves better than -109 dBc/Hz in-band phase noise and 420fsrms integrated jitter.

No files available

Metadata only record. There are no files for this record.