A practical clock synchronization algorithm for UWB positioning systems

Conference Paper (2016)
Author(s)

Yan Xie (TU Delft - Signal Processing Systems)

Gerard Janssen (TU Delft - Signal Processing Systems)

A-J. van der van der Veen (TU Delft - Signal Processing Systems)

Research Group
Signal Processing Systems
Copyright
© 2016 Y. Xie, G.J.M. Janssen, A.J. van der Veen
DOI related publication
https://doi.org/10.1109/icassp.2016.7472406
More Info
expand_more
Publication Year
2016
Language
English
Copyright
© 2016 Y. Xie, G.J.M. Janssen, A.J. van der Veen
Research Group
Signal Processing Systems
Pages (from-to)
3891-3895
ISBN (electronic)
978-1-4799-9988-0
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

A clock synchronization scheme is crucial for obtaining accuracy in time-based positioning systems. Existing clock synchronization schemes are mostly based on a simplified linear clock model, which unfortunately have a poor long-term synchronization accuracy. Assuming a two-way time transfer protocol, we propose a novel clock synchronization algorithm based on a precise physical clock model to realize joint clock synchronization and propagation delay estimation. The Cramer-Rao lower bound (CRLB) is derived for this clock model and shows that the estimation is asymptotically efficient and converges to the lower bound. For long time spans, this model performs better than a linear clock model.

Files

Aj16icassp1.pdf
(pdf | 0.39 Mb)
License info not available