Edge-prediction DTC and Clock-gating TDC Design for Ultra Low Power All Digital PLL
More Info
expand_more
expand_more
Files
Msc_BindiWang.pdf
(pdf | 8.62 Mb)