Digitally Intensive Frequency Synthesis and Modulation Exploiting a Time-mode Arithmetic Unit

Digitally Intensive Frequency Synthesis and Modulation Exploiting a Time-mode Arithmetic Unit

Gao, Z. (TU Delft Electronics)

Babaie, M. (promotor)
Staszewski, R.B. (promotor)

Delft University of Technology

2023-12-07

Reducing power consumption is becoming increasingly important for the sustainability of the communication industry because it is expected to consume a significant portion of the global electricity in the face of the exponentially increasing demands on the volume and rate of data transmission. As the scope narrows to the individual wireless device level, the reduced power consumption helps to extend the lifetime of battery-powered devices, thereby leading to improved user experience and enabling the development of innovative applications. The quest for the lower power consumption will profoundly shape the wireless transceiver design, i.e., each critical block in the system should constantly reduce its drained power without sacrificing the performance. With this background, the thesis focuses on the phase-locked loops (PLL) that generate RF clocks for wireless transceivers, and develops low-power techniques suppressing the fractional-spur levels when the PLL generates unmodulated carrier, and the phase modulation (PM) error when the PLL additionally serves as a two-point modulator...

time-mode arithmetic unit (TAU)
digital-to-time converter (DTC)
phase-locked loop (PLL)
fractional spur
process voltage and temperature (PVT)
spur cancelation
self-interference
synchronous interference
interference mitigation
PLL-based modulator
phase modulator
two-point modulation
non-uniform clock compensation (NUCC)
phase-domain digital pre-distortion (DPD)
LC-tank nonlinearity

https://doi.org/10.4233/uuid:c31d254c-045c-4f4d-bd82-0d24ef8d48fa

978-94-6366-779-1

2024-12-07

Institutional Repository

doctoral thesis

© 2023 Z. Gao